EXTENDED MODELS OF SILICON ON SAPPHIRE TRANSISTORS FOR ANALOG AND DIGITAL DESIGN AT ELEVATED TEMPERATURES (200°C)

By
NARENDRA BABU KAYATHI
Bachelor of Technology in Electrical
SriVenkateswara University
Tirupati, INDIA
1999

Submitted to the Faculty of the Graduate College of the Oklahoma State University in partial fulfillment of the requirements for the Degree of MASTER OF SCIENCE December, 2005
EXTENDED MODELS OF SILICON ON SAPPHIRE TRANSISTORS FOR ANALOG AND DIGITAL DESIGN AT ELEVATED TEMPERATURES (200°C)

Thesis Approved:

Dr. Chris Hutchens
Thesis Adviser
Dr. Louis G. Johnson

Dr. Yumin Zhang

A. Gordon Emslie
Dean of the Graduate College
Acknowledgments

This thesis is the result of research I have realized at the MSVLSI group of Oklahoma State University. Given this opportunity, I would like to thank all the people who have helped me directly or indirectly in completion of this work.

I would like to thank Drs Chris Hutchens, Louis Johnson and Yumin Zhang for their guidance as my committee members. Especially I would like to thank Dr. Chris Hutchens for his constant encouragement and mentoring throughout my master’s program. His undying enthusiasm, energy and relentless dedication have always been a source of inspiration to me from the beginning day of my life in US. I am also indebted to Dr. Jerzy Krasinski for providing me with Teaching Assistant ship positions.

Working at MSVLSI is something I would always cherish upon. It was a great learning experience made possible by Dr. Hutchens and all the members who are (were) part of this group. I would like to thank Dr. Chia-ming Liu for his ever smiling attitude at every new problem faced and his fore sight on possible problematic issues. Dr. Zhu, for all the enlightening technical discussions we shared on the board, a special thanks to you.
I thank Sameer Kadam, Ira Shankar, Venkataraman Jeyaraman, Jianning Wang, Jerry Brewer, Saurabh Kasat, Vinay Chitturi, Bharath Rayakota, Vijayaraghavan Madhuravasal, Preston Birdsong, Anshuman Anand and Srinivasan Venkataraman for all their help and suggestions along the course of my education and research at OSU.
I want to thank my parents, Dr. K.V.R. Chari and Syamala Devi, and my brother, Kiran Kumar, for their love, support and encouragement. They have provided a strong foundation for me to base my life. I would like to mention my special friend Saritha for her motivation and support. A special thanks to you for all the love you have given me and your valuable feedback on every decision I made.

Finally I would like to thank Halliburton Energy Services for funding most part of this research.
# Table of Contents

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Chapter 1</strong></td>
<td>1</td>
</tr>
<tr>
<td>Introduction to Silicon On Sapphire</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Introduction:</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Partially Depleted (PD) Vs Fully Depleted (FD):</td>
<td>3</td>
</tr>
<tr>
<td>1.3 Bulk vs SOI/SOS:</td>
<td>3</td>
</tr>
<tr>
<td>1.3.1 Reduced parasitic capacitances:</td>
<td>4</td>
</tr>
<tr>
<td>1.3.2 Latch-up:</td>
<td>5</td>
</tr>
<tr>
<td>1.3.3 Short Channel Effects (SCE):</td>
<td>6</td>
</tr>
<tr>
<td>1.3.4 OFF-State Leakage Currents:</td>
<td>8</td>
</tr>
<tr>
<td>1.3.5 Floating Body Effects:</td>
<td>10</td>
</tr>
<tr>
<td>1.4 Conclusion:</td>
<td>12</td>
</tr>
<tr>
<td>1.5 Thesis Organization:</td>
<td>12</td>
</tr>
<tr>
<td><strong>Chapter 2</strong></td>
<td>14</td>
</tr>
<tr>
<td>Characterization of Mismatch In SOS Process</td>
<td>14</td>
</tr>
<tr>
<td>2.1 Motivation:</td>
<td>15</td>
</tr>
<tr>
<td>2.2 Introduction:</td>
<td>15</td>
</tr>
<tr>
<td>2.3 Impact of matching on analog design:</td>
<td>16</td>
</tr>
<tr>
<td>2.3.1 Current Mirror:</td>
<td>16</td>
</tr>
<tr>
<td>2.3.2 Differential Pair:</td>
<td>19</td>
</tr>
<tr>
<td>2.3.3 Speed Accuracy and Power Consumption:</td>
<td>20</td>
</tr>
<tr>
<td>2.4 Mismatch effects on Digital design:</td>
<td>22</td>
</tr>
<tr>
<td>2.5 Test Structure Design and Measurement Procedure:</td>
<td>22</td>
</tr>
<tr>
<td>2.6 Systematic Mismatch:</td>
<td>25</td>
</tr>
<tr>
<td>2.7 Comparison with previous studies and Conclusions:</td>
<td>27</td>
</tr>
<tr>
<td><strong>Chapter 3</strong></td>
<td>30</td>
</tr>
<tr>
<td>High Voltage Transistors</td>
<td>30</td>
</tr>
<tr>
<td>3.1 Introduction:</td>
<td>31</td>
</tr>
<tr>
<td>3.2 Implementation in Peregrine UTSi process:</td>
<td>32</td>
</tr>
<tr>
<td>3.3 S/D Block Transistors:</td>
<td>34</td>
</tr>
<tr>
<td>3.4 Suppression of “Kink Effect”:</td>
<td>35</td>
</tr>
<tr>
<td>3.5 Test Results:</td>
<td>38</td>
</tr>
<tr>
<td>3.6 Conclusions and Comments:</td>
<td>41</td>
</tr>
<tr>
<td><strong>Chapter 4</strong></td>
<td>43</td>
</tr>
</tbody>
</table>
B.1 Flow Chart for the read operation: .......................................................... 98
B.2 READ CYCLE: ......................................................................................... 99
List of Tables

Table 2.1 Transistor (NMOS & PMOS) device dimensions. ............................................... 23
Table 2.2 Standard deviations of Vth mismatch and current mismatch factor and their respective coefficients. ................................................................................................ 24
Table 2.3 Mismatch coefficients predicted from the above discussed trend and measured values on Peregrine process (tox=10nm, Lmin=0.5um). ......................................................... 28
Table 4.1 BSIM3SOI temperature dependence model equations. 44
Table 4.2 Geometries of transistors used for model extraction. ........................................... 50
Table 6.1 Settling time constants for all the measured dies. 87
Table 6.2 Auto-Zero Settling time. ..................................................................................... 89
List of Figures

Figure 1. 1 Relative performance of Bulk and SOI and Moore’s Law [1] ......................... 1
Figure 1. 2 Cross sections of partially depleted (PD) and fully depleted (FD) SOI transistors [4]. ...................................................................................................................................... 3
Figure 1. 3 Cross section of Bulk and SOI transistors [3] .............................................. 4
Figure 1. 4 Power dissipation and delay of 0.35um Bulk and SOI technologies for various operating voltages [5]. ........................................................................................................ 5
Figure 1. 5 Cross-section of Bulk (a) and SOI (b) inverter. Inverter in Bulk shows the parasitic PNP and NPN transistors. ................................................................. 6
Figure 1. 6 Capacitive networks for FD SOI/SOS (a) and Bulk (b) .................................. 7
Figure 1. 7 Plot of $\log_{10}(I_{\text{Leak}})$ vs $V_{GS}$ for NMOS & PMOS High Vt transistors, NMOS $W/L=3/1.6$, PMOS $W/L=3/1.6$, $V_{DS}=3.3V$, $V_{GS}$ swept from -1 to 3.3V. .......... 9
Figure 1. 8 (a) Parasitic BJT inside a PD SOI/SOS transistor. (b) ID-VDS characteristics of NMOS High Vt, $W/L=10/1$, $V_{GS} = 0$ to 1.2V, $V_{DS} = 0$ to 3.3V at Temperature = 120°C showing the kink effect................................................................. 10
Figure 1. 9 Small signal resistance characteristics at different gate bias of an NMOS transistor, $W/L=10/1$, $V_{GS} = 680$mV to 1.2V (5 steps), $V_{DS} = 0$ to 2.4V, Temperature = 120°C. ................................................................. 12
Figure 2. 1 Schematic of a current mirror. ................................................................ 18
Figure 2. 2 Schematic of a differential pair. .............................................................. 19
Figure 2. 3 Mismatch distributions for (a) Threshold voltage (b) current factor for 2@2/0.8 NMOS (NL) transistors .......................................................... 24
Figure 2. 4 Variation of (a) threshold voltage mismatch (b) current factor mismatch with $1/\sqrt{\text{area}}$ for NMOS (NL) and PMOS (PL) with $L=0.8um$. Shown in dashed lines are linear fits of data. ................................................................. 25
Figure 2. 5 Current mismatch distribution of the transistor pair without dummy transistors, $m@W/L = 16@7.5/1$. ................................................................. 26
Figure 2. 6 Current mismatch distribution of the transistor pair with dummy transistors, $m@W/L = 16@7.5/1$. ................................................................. 26
Figure 2. 7 Plot of $A_{VT}$ variation with gate oxide thickness of several processes [20]. 27
Figure 2. 8 Plot of $A_{\beta}$ variation with gate oxide thickness of several processes [20]. 28
Figure 3. 1 Lateral electric field across a regular transistor. 31
Figure 3. 2 Pinch-off and deplet regions of a Lightly doped drain transistor ................. 32
Figure 3. 3 Doping concentrations of a typical SOS NMOS transistor ................................ 33
Figure 3. 4 Doping concentrations of LDD SOS NMOS transistor ............................... 33
Figure 3.5 Layouts of LDD NMOS and PMOS transistors with (a,c) and without (b,d) Body-tied-Source. W = 4.2 μm for (a) & (c), W=3 μm for (b) & (d), for all the transistors L=1.8μm and LDD=1.2 μm.

Figure 3.6 Schematic (a) and layout (b) of a high voltage transistor with S/D Block at the drain side, W=3 μm, L=3 μm and L of S/D Block =2 μm.

Figure 3.7 (a) ID-VDS and GDS-VDS for NMOS High Vt LDD transistor, W=10μm, L=1.8um, VG=0 to 1.2V (100mV step) at temperature T=27o C (b) GDS – VDS for NMOS High Vt transistor, W=10μm, L=2μm. (All the data in above plots was scaled to a effective W/L=1).

Figure 3.8 Comparison of ID-VDS characteristics of High Vt NMOS with a channel length of L=2um (dash-dot) and an LDD device with L=1.8um (solid in red). Effective length LEff of the LDD device was calculated to be 2.36 μm by equating the currents of both transistors at VGS=1.2 V, VDS = 1.5V.

Figure 3.9 ID-VDS characteristics of High voltage transistors (a) W/L=4.2/1.8, LDD=1.2um, LDD NMOS at 25º C (b) W/L=4.2/1.8, LDD=1.2um, NMOS at 200º C (c) W/L=3/1.8, LDD=1.2um, LDD NMOS BTS at 25º C (d) W/L=3/1.8, LDD=1.2um, LDD NMOS BTS at 200º C.

Figure 3.10 ID-VDS characteristics of High voltage transistors (a) W/L=4.2/1.8, LDD=1.2um, LDD PMOS at 25ºC (b) W/L=4.2/1.8, LDD=1.2um, PMOS at 200ºC.

Figure 3.11 ID-VDS characteristics of High voltage transistors W/L=3/1.8, LDD=1.2um, PMOS BTS at 25º C.

Figure 3.12 ID-VDS characteristics of High voltage transistors S/D Block NMOS W=3 um, L=3 um and L of S/D Block =1.2 um at 25ºC.

Figure 4.1 Variation of threshold voltage and current factor with temperature (25 ºC to 195 ºC) for NMOS and PMOS with L=1um.

Figure 4.2 Measured and simulated (Peregrine model) ID-VDS characteristics of High Vt NMOS with W/L=10/1, VDS=0 to 3.3V, VGS = 0.68V to 3.3V in 5 steps at (a) 120ºC and (b) 195ºC.

Figure 4.3 Measured and simulated (Peregrine model) ID-VGS characteristics of High Vt NMOS with W/L=10/1, VDS=3.3 at (a)120 ºC and (b)195 ºC.

Figure 4.4 Comparison of Id Vs Vgs of measured and simulated data of NMOS High Vt, (W/L=10/1 at 120ºC, VDS=1.2V, VGS=0 to 1.2V) for the analog region of operation.

Figure 4.5 Comparison of gm of measured and simulated data of the NMOS High Vt, (W/L=10/1 at 120ºC, VDS=1.2V, VGS=0 to 1.2V) for the analog region of operation.

Figure 4.6 Comparison of gds of measured and simulated data of NMOS High Vt, (W/L=10/1 at 120ºC, VDS=1.2V, VGS=0.7 to 1.2V) for the analog region of operation.

Figure 4.7 Simulated (using extracted model) and measured ID-VDS, ID-VGS (Triode & Saturation) curves -- transistor geometries are noted on the figures.

Figure 4.8 Simulated (using extracted model) and measured ID-VGS (Triode & Saturation) curves -- transistor geometries are noted on the figures.
Figure 4. 9 Simulated (using extracted model) and measured ID-VDS, rds-VDS, ID-VGS (Saturation), gm-VGS (Saturation) curves for NMOS -- transistor geometries are noted on the figures................................................................. 53
Figure 4. 10 (using extracted model) and measured ID-VDS, rds-VDS, ID-VGS (Saturation), gm-VGS (Saturation) curves for PMOS -- transistor are noted on the figures ................................................................. 54
Figure 4. 11 ID-VGS of PMOS High Vt, W/L=10/20, Temp=120°C, VDS=3.3V, VGS=0 to 3.3V................................................................. 55
Figure 5. 1 Pseudo-Spin Valve structure (a) Low resistance state (b) High resistance state ................................................................. 57
Figure 5. 2 Cell arrangement of Magneto-resistors ......................................................... 58
Figure 5. 3 Example showing original (column K) and complementary bits (column KBar)........................................................................ 58
Figure 5. 4 Block diagram of sense amplifier................................................................. 60
Figure 5. 5 Temperature independent constant current generator .................................. 61
Figure 5. 6 Complete Schematic of first stage of sense amplifier .................................. 63
Figure 5. 7 Variation of ΔV , gm , mobility with temperature for constant current .... 64
Figure 5. 8 CMFB circuit used in the sense amplifier ................................................... 67
Figure 5. 9 Schematic of amplifier ‘NBoost’................................................................ 68
Figure 5. 10 Reference generator for amplifier ‘NBoost’ .............................................. 69
Figure 5. 11 Schematic of Auto-zero offset cancellation technique .............................. 72
Figure 5. 12 Schematic of complementary self biased differential amplifier ............. 72
Figure 6. 1 Layout of test pad frame for Boost amplifiers ............................................ 75
Figure 6. 2 Boost amplifier’s test procedure ............................................................... 76
Figure 6. 3 Measured NBoost Amplifier DC transfer characteristics and gain at 195 °C 76
Figure 6. 4 (a) Simulated (using MSVLSI models) PBoost Amplifier DC transfer characteristics and gain at 195°C (b) Measured PBoost Amplifier DC transfer characteristic and gain at 195°C ................................................................. 78
Figure 6. 5 Read operation timing chart ................................................................. 79
Figure 6. 6 Control Inputs for the sense amplifier during read operation .................. 80
Figure 6. 7 (a) Layout of Sense Amplifier test pad frame (b) block diagram ............... 81
Figure 6. 8 Test setup diagram for the sense amplifier ........................................... 82
Figure 6. 9 Simulated waveforms of Vout+ and Vout- for ΔR= +/-3 at 195°C ........... 83
Figure 6. 10 Measured waveforms at 195°C of (a) Vout+ and Vout- for ΔR= 3Ω (b) Vout+ and Vout- for ΔR= -3Ω ...................................................... 84
Figure 6. 11 Logic Output when applied ΔR= +/-3Ω ........................................... 85
Figure 6. 12 Sense Amplifier Delay distribution for +/-3Ω (a) and +/-5Ω (b) .... 85
Figure 6. 13 Auto-Zeroing controls and block diagram........................................... 88
Figure 6. 14 Zoomed view of Auto Zeroing............................................................. 90
NOMENCLATURE/List of Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A_\beta )</td>
<td>area proportionality constant for current factor mismatch</td>
</tr>
<tr>
<td>( A_V )</td>
<td>Voltage Gain</td>
</tr>
<tr>
<td>( A_{VT} )</td>
<td>area proportionality constant for Threshold voltage mismatch</td>
</tr>
<tr>
<td>BTS</td>
<td>Body tied Source</td>
</tr>
<tr>
<td>C(_{\text{BOX}})</td>
<td>Capacitance of Buried Oxide layer</td>
</tr>
<tr>
<td>( C_{\text{depletion}} )</td>
<td>depletion capacitance</td>
</tr>
<tr>
<td>( C_{\text{junction}} )</td>
<td>junction capacitance</td>
</tr>
<tr>
<td>( C_L )</td>
<td>load capacitance</td>
</tr>
<tr>
<td>CMFB</td>
<td>common-mode feedback circuit</td>
</tr>
<tr>
<td>( C_{ox} )</td>
<td>thin oxide capacitance</td>
</tr>
<tr>
<td>DIBL</td>
<td>Drain Induced Barrier Lowering</td>
</tr>
<tr>
<td>DSP</td>
<td>Digital Signal Processing</td>
</tr>
<tr>
<td>EEPROM</td>
<td>electrically erasable programmable read-only memory</td>
</tr>
<tr>
<td>( E_{\text{max}} )</td>
<td>maximum electric field</td>
</tr>
<tr>
<td>( F )</td>
<td>frequency</td>
</tr>
<tr>
<td>FD</td>
<td>Fully Depleted</td>
</tr>
<tr>
<td>( f_T )</td>
<td>unity gain frequency</td>
</tr>
<tr>
<td>GIDL</td>
<td>(Gate Induced Drain Leakage)</td>
</tr>
<tr>
<td>GDS</td>
<td>Drain to source conductance</td>
</tr>
<tr>
<td>( g_m )</td>
<td>gate transconductance</td>
</tr>
<tr>
<td>HighVt</td>
<td>High threshold</td>
</tr>
<tr>
<td>( I_d )</td>
<td>Drain current</td>
</tr>
<tr>
<td>( I_{\text{ON}} )</td>
<td>ON current</td>
</tr>
<tr>
<td>( I_{\text{OFF}} )</td>
<td>OFF current</td>
</tr>
</tbody>
</table>
I_{sense} \quad \text{current flowing through sense amplifier}

k \quad \text{Boltzmann constant}

L \quad \text{Gate Length of the transistor}

LDD \quad \text{Lightly Doped Drain}

L_{eff} \quad \text{Effective Gate Length of the transistor}

LowVt \quad \text{Low threshold}

MRAM \quad \text{Magneto-resistive Random Access Memory}

\mu \quad \text{mobility}

OTA \quad \text{Operational Transconductance Amplifier}

PD \quad \text{Partially Depleted}

P_{dyn} \quad \text{dynamic power consumption}

PSV \quad \text{Pseudo Spin Valve}

q \quad \text{charge of electron}

R_{\text{dummy}} \quad \text{resistance of dummy resistor}

R_{\text{mem}} \quad \text{resistance of MRAM cell}

S \quad \text{Sub-threshold slope}

SCE \quad \text{Short Channel Effects}

SOC \quad \text{System On Chip}

SOI \quad \text{Silicon On Insulator}

SOS \quad \text{Silicon-On-Sapphire}

S/D Block \quad \text{Source/Drain block}

T \quad \text{absolute temperature}

t_{90\%} \quad \text{timr required to reach 90%}

\tau_d \quad \text{delay time}

T_{\text{nom}} \quad \text{nominal Temperature}

\tau_p \quad \text{propagation time}

\tau_{\text{ox}} \quad \text{thickness of thin gate oxide}

UTSi \quad \text{Ultra Thin Silicon}

\Delta V \quad \text{Overdrive Voltage}

V_{dd} \quad \text{supply voltage}

V_{DS} \quad \text{Drain to Source Voltage}
\begin{center}
\begin{tabular}{ll}
\textit{vdssat} & drain to source saturation voltage \\
V_{\text{GS}} & Gate to Source voltage \\
V_{\text{oc}} & common mode voltage \\
V_{os} & offset voltage \\
V_{th} & Threshold voltage \\
W & Width of the transistor \\
\textit{x}_d & depletion region width \\
\textit{x}_p & pinch-off region width \\
\end{tabular}
\end{center}
Chapter 1

Introduction to Silicon On Sapphire

1.1 Introduction:

The semiconductor industry has always relied on scaling for performance improvement. As we reach sub-micron dimensions short channel effects and other complexities make it difficult for the industry to follow the well-known Moore’s law. From Figure 1.1 a performance droop can be observed. It can be seen that SOI aids the performance at the same dimensions.

![Figure 1.1 Relative performance of Bulk and SOI and Moore’s Law [1].](image-url)
Silicon-On-Insulator (SOI) and Silicon-On-Sapphire (SOS) technologies have emerged as the popular contenders to bulk technologies. SOI/SOS transistors have lower drain and source parasitic junction capacitances resulting in lower power for high speed analog and digital circuits [1-3] at the same technology node. These advantages are achieved without the benefit of deeper process scaling benefiting the industry by delaying the introduction of higher precision fabrication equipment. Their unique advantages under high temperatures includes; a higher $I_{ON}/I_{OFF}$ ratio and the absence of thermally induced latch-up, and in some instances lower threshold voltage temperature coefficients making SOI/SOS the preferred choice for elevated temperature operation. The threshold voltage temperature coefficients for Peregrine process were measured and were found to be 0.75mV/$^\circ$C and 1.1mV/$^\circ$C for NMOS and PMOS respectively. For Bulk processes these values are typically between 0.5 and 4mV/$^\circ$C (typically 2mV/$^\circ$C) [7]. The potential for integrating high voltage devices of both polarities (NMOS & PMOS) in SOI/SOS process is an added advantage. SOI/SOS has also been selected for certain RF applications because of its superior passive component capability e.g. high Q inductors and the substrate noise immunity particularly when digital circuitry is integrated onto the same IC [8-9]. SOI is comprised of a thin film of silicon, thick buried oxide on top of medium resistive silicon. SOS has a similar structure except for the silicon substrate being replaced by mono crystalline sapphire substrate. Sapphire because of its higher resistivity reduces the dielectric losses and also allows higher quality of passive elements like inductors. Sapphire has higher thermal conductance than SiO$_2$ thus reducing much of the ‘self-heating’ effects observed in SOI.
1.2 Partially Depleted (PD) Vs Fully Depleted (FD):

In partially depleted devices the active silicon film is thicker than the depletion region resulting in a body terminal (shown by the grey area) in Figure 1.2 (a). In a fully depleted device Figure 1.2 (b) the active silicon film is thinner than the depletion region hence reducing the possibility of charging the body [4]. PD SOI transistors are more easily fabricated verses FD SOI where a more highly uniformity silicon film is required. Fabricating thin film silicon poses a major challenge.

Figure 1.2 Cross sections of partially depleted (PD) and fully depleted (FD) SOI transistors [4].

1.3 Bulk vs SOI/SOS:

The basic structural differences between bulk and SOI are as shown in Figure 1.3

- Bulk devices are built on single mono crystalline silicon.
- SOI devices have their thin mono crystalline silicon active layer separated from their substrate by a thick buried oxide.
The differences in devices and circuit performances between bulk and SOI are explained in the following subsections.

1.3.1 Reduced parasitic capacitances:

In SOI devices, the source/drain to substrate capacitance is the series combination of source/drain depletion capacitance $C_{\text{junction}}$ and buried oxide (BOX) layer capacitance $C_{\text{BOX}}$. Due to the lower permittivity and higher thickness of BOX layer, $C_{\text{BOX}}$ is the smaller of the two and it dominates the overall capacitance. In the case of bulk source/drain to substrate capacitance is reduced as a result of the thinner diffusion-to-substrate junction area. As process scaling continues the threshold voltages also need to be scaled down. This is achieved by higher doping concentrations in the substrate which tends to increase the source/drain junction capacitances partially resulting from the halo implant. Absence of depletion regions near the sidewall (As a direct result of SOI being dielectrically isolated islands of silicon.) reduces the sidewall contribution to the overall
capacitance. These reduced capacitances aid in achieving higher speed performances which can be observed from Equation 1.1.

\[ t_p = \int \frac{C_L}{i(v)} \, dv \]  

(1.1)

The dynamic power consumption \( P_{dyn} \) of any CMOS topology is given in Equation 1.2

\[ P_{dyn} = C_L V_{dd}^2 f \]  

(1.2)

where \( C_L \) is the switching load capacitance, \( V_{dd} \) is the supply voltage, \( f \) is the frequency at which the circuit is switched. It can be seen that \( P_{dyn} \) is benefited by lower capacitance in a linear fashion.

![Figure 1.4 Power dissipation and delay of 0.35um Bulk and SOI technologies for various operating voltages [5].](image)

From Figure 1.4 it is evident that for same dimensions and supply voltage SOI has a reduced delay and lower power consumption.

1.3.2 Latch-up:
In bulk CMOS structures a parasitic thyristor is formed between supply and ground. Cross-sections of inverter in bulk and SOI are shown in Figure 1.5. Latch-up can occur as a result of transient switch triggering the PNPN thyristor. In SOI there is no direct path between devices, and as a result thyristor latch-up can never occur.

Figure 1.5 Cross-section of Bulk (a) and SOI (b) inverter. Inverter in Bulk shows the parasitic PNP and NPN transistors.

1.3.3 Short Channel Effects (SCE):

As channel lengths are reduced short channel effects appear. As the transistors enter the short channel regime the channel is no longer under the control of just the gate, but now under the influence of both gate and drain. DIBL (Drain Induced Barrier Lowering), surface scattering, velocity saturation, hot carriers and output impedance variation with drain voltage are some of the important short channel effects [10]. The effect of DIBL is less pronounced in SOI than bulk due to the presence of buried oxide in SOI devices and this forms the main subject of discussion here. In short channel devices (devices where channel length is comparable to the depletion regions of drain/source) the potential barrier is controlled by the electric fields due to gate and drain. As the drain voltage is increased the depletion region due to drain extends more into the channel reducing the
gate voltage required to create an inversion layer [10]. The reduced absolute value of threshold voltage leads to increased off-state leakage. This occurs as a result of the reduced controllability by the gate over the depletion region due to the increased charge sharing effects of drain to gate and back gate terminals. The threshold voltage variation of DIBL effect of SOI/SOS with length is smaller than bulk due to the thin-film structure of SOI. Thin-film results in better control of the gate over the active region. Fig. 6 shows the capacitive network of FD SOI and bulk transistors.

![Figure 1. 6 Capacitive networks for FD SOI/SOS (a) and Bulk (b).](image)

From Figure 1.6 it can be seen that the capacitance of (a) equivalent to the depletion capacitance $C_{\text{depletion}}$ of (b) is $C_{\text{Si}}$ in series with $C_{\text{Box}}$

$$C_{eq} = \frac{C_{\text{Si}} \cdot C_{\text{Box}}}{C_{\text{Si}} + C_{\text{Box}}}$$

(1.3)

The capacitance $C_{eq}$ is dominated by $C_{\text{Box}}$ as it is the smaller of the two. This $C_{eq}$ is smaller than $C_{\text{depletion}}$ of bulk. This smaller equivalent capacitance of FD SOI results in better coupling of the gate voltage to the active region resulting in smaller influence of source/drain or reduced drain induced barrier lowering (DIBL).
1.3.4 OFF-State Leakage Currents:

In modern sub-micron era the leakage currents play an important role in the power consumption. In SOI channel leakage is comprised of; sub threshold currents, tunneling currents and back or side wall interface leakage. In SOI the OFF-state leakage currents are frequently dominated by the weak inversion current. In bulk leakage is dominated by the thermal generation currents of the well diode junction along with the weak inversion currents. The thermally generated current of the well junction is large as a result of the larger junction area. SOS The drain current of a MOS transistor in weak inversion is given by

\[ I_{Leak} = I_0 e^{\frac{(V_{gs} - V_{th})}{\eta V_T}} \]  

where \( I_0 \) is the weak inversion current at \( V_{gs} = V_{th} \), \( V_T \) is the thermal voltage and \( \eta \) is the body-effect coefficient.

\[ \eta = 1 + \frac{C_{eq}}{C_{ox}} \]  

\[ V_T = \frac{kT}{q} \]

where \( k \) is the Boltzmann constant, \( T \) is the absolute temperature, \( q \) is the charge of electron. Sub-threshold slope determines the slope of the logarithm of drain current plotted as a function of gate voltage.

\[ S = \frac{\partial V_{GS}}{\partial (\log_{10} I_{Leak})} = \frac{\eta V_T}{\log_{10} e} = 2.3 \left(1 + \frac{C_{eq}}{C_{ox}}\right) \frac{kT}{q} \]
The lowest possible value for $S$ is 59.5mV results for $\eta=1$ or $C_{eq} << C_{ox}$. Fig. 7 shows a plot of $\log_{10} I_{\text{Leak}}$ versus $V_{GS}$ for the Ultra thin Silicon peregrine SOS process. The sub-threshold slope for NMOS was found to be 63mV and for PMOS 65mV. As can be observed from Figure 1.7 the smaller the value of $S$ the better is the leakage performance and hence the $I_{ON}/I_{OFF}$ ratio. The typical values of $S$ for bulk and PD SOI are 80-85 mV. The significant advantage of lower value of $S$ is that it allows lower threshold voltages with an acceptable $I_{ON}/I_{OFF}$ ratio. The lower threshold voltages allow for the possibility of a lower power supply voltage resulting in lower switching power dissipation and deeper scaling. As the temperature is increased the threshold voltage is reduced resulting in higher $I_{OFF}$. It is evident from the above discussion that devices with lower sub-threshold slope have better performances at higher temperatures.

![Figure 1.7 Plot of $\log_{10} I_{\text{Leak}}$ vs $V_{GS}$ for NMOS & PMOS High Vt transistors, NMOS W/L=3/1.6, PMOS W/L=3/1.6, VDS=3.3V, VGS swept from -1 to 3.3V.](image_url)
1.3.5 Floating Body Effects:

In PD SOI transistors (Figure 1.2) the depletion region does not extend to the entire silicon channel region. PD SOI transistors exhibit ‘kink effect’ which can be eliminated by using thinner Si films as in FD SOI. This ‘kink effect’ is the result of floating body. The floating body problem can be reduced by using body contacts. Earlier studies [6] suggest that higher body contact resistance may in fact aggravate kink rather than reducing it. Figure 1.8 shows the parasitic BJT and the ID-VDS characteristics showing the kink effect at higher drain voltages. As the drain voltage is increased the electrons near the drain end acquire enough energy causing impact ionization leading to electron-hole pairs.

![Parasitic BJT and ID-VDS characteristics](image)

Figure 1. 8 (a) Parasitic BJT inside a PD SOI/SOS transistor. (b) ID-VDS characteristics of NMOS High Vt, W/L= 10/1, VGS = 0 to 1.2V, VDS = 0 to 3.3V at Temperature = 120°C showing the kink effect.

In a NMOS device these electrons move towards the drain while the holes get accumulated in the body raising the potential of the base of the parasitic BJT. The turning
ON of this BJT introduces a sharp increase in the drain current “the kink” as shown in Figure 1.8 (b). This kink effect reduces the small signal drain resistance as shown in Figure 1.9. It can be observed that for very small gate overdrives (just above the threshold voltage) the parasitic BJT does not turn-on until 2V (Figure 1.8(b)). This late turn-on of BJT can be explained as the result of insufficient carriers in the channel which to produce hot carriers. Also it can be observed that as the gate voltage is increased leading to more carriers in the channel the turn-ON voltage of the BJT gets higher for higher gate to source voltages. This ‘kink effect’ is smaller in PMOS devices because of the lower impact ionization of holes. While the increased drain current is beneficial for digital designs, the resulting reduced drain resistance as a function of applied drain voltage is unacceptable in most analog designs. Shown in Figure 1.9 is the small signal drain resistance, $r_{ds}$ of a High Vt NMOS transistor.
Figure 1.9 Small signal resistance characteristics at different gate bias of an NMOS transistor, W/L=10/1, VGS = 680mV to 1.2V (5 steps), VDS= 0 to 2.4V, Temperature = 120°C.

From Figure 1.9 it can be observed that the output resistance is degraded after VDS approaches 1.5V and is a moderate function of VGS due to the turn-on of parasitic BJT.

1.4 Conclusion:

From the above discussion it is clear that the Fully Depleted (FD) SOS transistors are NOT fully depleted and but are a good choice for high temperature low power high speed digital designs.

1.5 Thesis Organization:

This thesis consists of 6 chapters. Chapter 2 introduces transistor mismatch and its effects on analog design. In this chapter measurement procedures for extraction, mismatch coefficients obtained from measurements (statistical numbers) are presented for Peregrine 0.5um SOS process. In Chapter 3 design of transistors that can withstand higher voltages is presented and test results are also provided. It is also shown that these high voltage transistors are a solution to the ‘kink effect’. In Chapter 4, insufficiencies of vendor (Peregrine Semiconductor) supplied models for analog and digital simulations is presented. These model insufficiencies are addressed, the test structures used for extraction of BSIM3SOI models using Silvaco are described along with the comparative simulation results obtained from the extracted models. In Chapter 5, a brief introduction to MRAM (Magneto-resistive Random Access Memory) technology for the architectural design of 8KX8 MRAM and design of sense amplifier is presented. Chapter 6 consists of
the measurement test results of the sense amplifier and their comparison with simulated results obtained by using models extracted in Chapter 4. Finally, suggested future work is also presented.
Chapter 2

Characterization of Mismatch In SOS Process

Mismatch is defined as the finite differences between identically designed components. Mismatch is caused by variations in the processing stages, photo mask misalignment, difference in doping gradients, etc. [22]. Mismatch in this study has been treated as the mismatch in threshold voltage and current factor as a function of area, length. This chapter starts with an introduction to matching and the impact of mismatch on analog and digital design. In section 2.5 designs of test structures required for study of mismatch is discussed. For the purposes of characterizing mismatch in the Peregrine 0.5um SOS technology several identically laid out pairs of NMOS and PMOS transistors with various dimensions were tested and their results are reported in section 2.5. Statistical results were presented based on more than 2100 measurements.
2.1 Motivation:

Most of the development of CMOS technologies is biased towards digital because of lower costs involved in design and fabrication of DSP (Digital Signal Processing) chips. The effort to integrate both analog and digital on a single System On Chip (SOC) requires precision analog circuits to be built on standard CMOS technologies. As the technology is scaling down several new phenomena such as short channel effects, narrow channel effects generate mismatch. To achieve a more optimal design the analog circuit design engineer requires mismatch characterization and modeling data. For the above stated reason, characterization and modeling is very critical and is the main focus of this research. The mismatch model developed in this work focuses only on the saturation region of MOS transistors, the major region of interest to the analog circuit designer. Of all the existing commercial MOSFET models only the EKV model supports the use of mismatch parameters. The aim in this part of work is to provide mismatch model parameters that can be used during the design phase for the estimation of current mismatch and voltage offset in the circuits.

2.2 Introduction:

Mismatch in the IC world can have two origins systematic and stochastic. Systematic mismatch is defined as the mismatch whose mean is not zero. Systematic mismatch can be caused by asymmetry in devices as a result of non-identical neighboring conditions, different device orientation, asymmetric metal coverage, temperature effects due to non-uniform heating and non-uniform stress effects due to packaging. Stochastic mismatch is
caused because of random variations of physical quantities. These random errors are
caused by local variations in doping concentration, oxide granularity, implantation and
surface-state charges, local mobility fluctuations, random variations in oxide thickness
and length and width [11]. In this exercise the differences in identically laid out transistor
pairs placed very close in space and having nearly identical neighborhoods and subjected
to same bias conditions were tested and parameters were extracted. Also systematic
mismatch that occurs due to the absence of dummy transistors in closely laid out
transistor pairs was measured. To remove the effects of packaging stress [12] all the
devices were tested on the probe station with a probe card. Till date only a very few
contributions have been reported on matching analysis in SOI/SOS [13][16].

2.3 Impact of matching on analog design:

The absolute accuracy of process parameters on chip is very poor but the relative
matching between elements can be obtained to be as high as 100 times better [14]. The
performance of many precision analog integrated circuits depends on the matching
between elements. Mismatches in MOS transistors exist in $V_{th}$, $\mu$, $C_{ox}$, $W$ and $L$ resulting
in mismatches in drain currents. DIBL also has an effect which may be included
indirectly in $V_{th}$. Since these errors are all random, it is intuitively obvious that these
become smaller if the area $W \times L$ is increased as a result of the averaging effects. Mismatch
is the cause of mainly three phenomena dc offsets, finite even-order distortion, and lower
common-mode rejection [15]. A brief analysis of mismatch in current mirrors and
differential pairs is presented.

2.3.1 Current Mirror:
Mismatches are characterized in terms of standard deviations. According to [11] the variance of any parameter $\Delta P$ for short and long correlation distances is

$$\sigma^2(\Delta P) = \frac{A_P^2}{WL} + S_p^2 D_x^2$$ \hspace{1cm} (2.1)

$A_P$ is the area proportionality constant for parameter $P$

$S_p$ is the variation of parameter $P$ with distance

The models given below are accurate only for closely laid out common-centroid transistor pairs. Mismatch in $V_{th}$ is characterized by Equation 2.2

$$\sigma(\Delta V_{th}) = \frac{A_{VT}}{\sqrt{WL}}$$ \hspace{1cm} (2.2)

Where $A_{VT}$ is defined as the area proportionality constant for $V_{th}$, here we neglect the variation of threshold voltage with distance. Mismatch in $\beta$ is given by Equation 2.3 again neglecting the distance factor.

$$\sigma\left(\frac{\Delta \beta}{\beta}\right) = \frac{A_\beta}{\sqrt{WL}}$$ \hspace{1cm} (2.3)

The mismatch in currents of the current mirror shown in Figure 2.1 is analyzed. Assuming $M1$ and $M2$ are in strong inversion region the nominal drain current through either of them follow the Equation 2.4

$$I_d = \frac{1}{2} \frac{\beta}{\sqrt{WL}} (V_{GS} - V_{th})^2$$ \hspace{1cm} (2.4)
If we assume that the mismatch in threshold voltages $V_{T1}$ and $V_{T2}$ is $\Delta V_{th}$ and the mismatch in $\beta$ to be $\Delta \beta$, then $V_{T2} = V_{th} + \frac{\Delta V_{th}}{2}$ and $\beta_i = \beta + \frac{\Delta \beta}{2}$.

$$I_{d1} = \frac{1}{2}(\beta + \frac{\Delta \beta}{2})(V_{GS} - V_{th} - \frac{\Delta V_{th}}{2})^2$$ (2.5)

$$= \beta \left(\frac{V_{GS} - V_{th}}{2}\right) \left(1 + \frac{\Delta \beta}{2 \beta}ight) \left(1 - \frac{\Delta V_{th}}{2(V_{GS} - V_{th})}\right)^2$$ (2.6)

$$= I_d \left(1 + \frac{\Delta \beta}{2 \beta}\right) \left(1 - \frac{\Delta V_{th}}{2(V_{GS} - V_{th})}\right)^2$$ (2.7)

Neglecting the higher powers of the expansion and assuming that product of smaller numbers is negligible

$$I_{d1} = I_d \left(1 + \frac{\Delta \beta}{2 \beta} - \frac{\Delta V_{th}}{(V_{GS} - V_{th})}\right)$$ (2.8)

Similarly $I_{d2}$ can be written as

$$I_{d2} = I_d \left(1 - \frac{\Delta \beta}{2 \beta} + \frac{\Delta V_{th}}{(V_{GS} - V_{th})}\right)$$ (2.9)

The difference $\Delta I_d$ in the currents $I_{d1} - I_{d2}$ can be expressed as
\[ \Delta I_d = I_d \left( \frac{\Delta \beta}{\beta} - \frac{2\Delta V_{th}}{(V_{GS} - V_{th})} \right) \]  

(2.10)

The variance of Equation 2.10 can be expressed as below assuming that \( \Delta \beta \) and \( \Delta V_{th} \) are uncorrelated processes

\[ \sigma^2 \left( \frac{\Delta I_d}{I_d} \right) = \frac{\Delta \beta}{\beta} + \frac{4}{(V_{GS} - V_{th})^2} \sigma^2 (\Delta V_{th}) \]  

(2.11)

From Equation 2.11 we can see that in order to obtain good current matching we need higher overdrive \( (V_{GS} - V_{th}) \) voltages. In fact mismatch improves as we increase overdrive and then decreases.

### 2.3.2 Differential Pair:

The differential pair shown below in Figure 2.2 will be analyzed for its input offset voltage assuming the currents flowing through both branches is same.

![Figure 2.2 Schematic of a differential pair.](image)

Figure 2.2 Schematic of a differential pair.

The notation followed here would be the same as the current mirror,

\[ I_{d1} = \frac{1}{2} \left( \beta + \frac{\Delta \beta}{2} \right) \left( V_{GS} + \frac{\Delta V_{GS}}{2} - V_{th} - \frac{\Delta V_{th}}{2} \right)^2 \]  

(2.12)
Neglecting the higher powers of the expansion and assuming that product of smaller numbers is negligible

\[ I_{d1} = I_d \left( 1 + \frac{\Delta \beta}{2\beta} - \frac{(\Delta V_{th} - \Delta V_{GS})}{(V_{GS} - V_{th})} \right) \]  

(2.14)

Similarly, \( I_{d2} = I_d \left( 1 - \frac{\Delta \beta}{2\beta} + \frac{(\Delta V_{th} - \Delta V_{GS})}{(V_{GS} - V_{th})} \right) \)

(2.15)

In order to obtain offset voltage \( V_{OS} (\Delta V_{GS}) \) we equate \( I_{d1} = I_{d2} \) and we obtain

\[ V_{OS} = \Delta V_{GS} = -\frac{(V_{GS} - V_{th}) \Delta \beta}{2\beta} + \Delta V_{th} \]

(2.16)

Treating \( \Delta \beta \) and \( \Delta V_{th} \) as uncorrelated processes we can write the variance of offset voltage as

\[ \sigma^2 (V_{OS}) = \frac{(V_{GS} - V_{th})^2}{4} - \sigma^2 \left( \frac{\Delta \beta}{\beta} \right) + \sigma^2 (\Delta V_{th}) \]

(2.17)

From Equation 2.17 it is evident that the offset voltage is set by the threshold voltage mismatch for smaller values of overdrive voltages.

2.3.3 Speed Accuracy and Power Consumption:

The best analog circuits are those which attain high speed high accuracy at a minimum in power consumption. The speed of a process is determined by its \( f_T \) which can be approximated by,
The limit on the accuracy achievable is set by the relative matching of the components [17].

\[
\frac{1}{\text{Accuracy}^2} = \sigma^2 \left( \frac{\Delta I_d}{I_d} \right) = \sigma^2 \left( \frac{\Delta V_{th}}{V_{th}} \right) + \frac{4}{(V_{GS} - V_{th})^2} \sigma^2 (\Delta V_{th})
\]

(2.19)

The power consumption for an analog circuit with a bias current of \( I_d \) is,

\[
P = V_{DD} \cdot I_d
\]

(2.20)

A quality factor was defined in [17] to include all these factors,

\[
\begin{align*}
\frac{\text{Speed Accuracy}^2}{\text{Power}} &= \frac{\frac{g_m}{C_{gs}}}{\left(\sigma^2 \left( \frac{\Delta \beta}{\beta} \right) + \frac{4}{(V_{GS} - V_{th})^2} \sigma^2 (\Delta V_{th}) \right) (V_{DD} \cdot I_d)} \\
&= \frac{2}{(V_{GS} - V_{th}) \cdot C_{gs} \cdot \left(\sigma^2 \left( \frac{\Delta \beta}{\beta} \right) + \frac{4}{(V_{GS} - V_{th})^2} \sigma^2 (\Delta V_{th}) \right) (V_{DD})} \\
&\approx \frac{2}{C_{gs} \cdot \left(\sigma^2 \left( \frac{\Delta \beta}{\beta} \right) (\Delta V_{Eff}) + \frac{4}{(\Delta V_{Eff})} \sigma^2 (\Delta V_{th}) \right) (V_{DD})}
\end{align*}
\]

(2.21)

(2.22)

(2.23)

Taking derivative with respect to \( \Delta V_{Eff} \) and solving for optimum \( \Delta V_{Eff} \) bias point results in

\[
\Delta V_{Eff \_opt} = 2 \sqrt{\frac{\sigma^2 (\Delta V_{th})}{\sigma^2 (\Delta \beta / \beta)} = 2 \left( \frac{A_{vth}}{A_{\beta}} \right)}
\]

(2.24)
What one observes 1) that with all the other parameters being set the determining factor is in the efficient use of power depends on process matching factor and 2) off set is initially large, reaches a minimum described by (2.24) and then increase again.

2.4 Mismatch effects on Digital design:

As the clock speeds in digital circuits are ever increasing and the device dimensions are decreasing, device mismatch sets the limit on operable frequency. Device mismatch introduces a time independent clock skew. To the first order, the delay through an inverter \( t_d \) can be written as in Equation 2.25. \( C_L \) is the load capacitance, \( \mu \) is the channel mobility, \( C_{ox} \) is the gate oxide capacitance per unit area and \( \alpha \) approaches unity for short-channel transistors [18]. As can be seen from Equation 2.25 delay is a function of \( V_{th} \) and \( \beta \). Also \( t_d \) is a strong function of supply voltage \( V_{DD} \). Reduced supply voltage results in increased skew for the same degree of mismatch.

\[
t_d = \frac{2 \cdot C_L \cdot V_{DD}}{\mu \cdot C_{ox} \cdot \left( \frac{W}{L} \right) \cdot (V_{DD} - V_{th})^\alpha}
\]

2.5 Test Structure Design and Measurement Procedure:

Mismatch is partly geometry dependent and partly distance dependent. In order to extract the geometry dependent mismatch parameters a test matrix of transistors with various length and width combinations as shown in Table 2.1 was designed. All the dimensions shown in Table 2.1 use the notation ‘m@W/L’ where ‘m’ stands for number of fingers, W for the width of the transistor and L for the length. The other factor that affects matching between components is the distance between them. The parameter \( S_P \) in
Equation 2.1 quantifies the effect of distance on matching. To characterize this we need to make the array of transistors with same geometry placed at different distances like 50um, 100um, 200um till 500um from a reference transistor. The effect of distance is not in the scope of this study.

Table 2.1 Transistor (NMOS & PMOS) device dimensions.

<table>
<thead>
<tr>
<th>m*W</th>
<th>L=0.8um</th>
<th>L=1um</th>
<th>L=2um</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>2/0.8</td>
<td>none</td>
<td>None</td>
</tr>
<tr>
<td>4</td>
<td>2@2/0.8</td>
<td>none</td>
<td>None</td>
</tr>
<tr>
<td>8</td>
<td>4@2/0.8</td>
<td>2@4/1</td>
<td>2@4/2</td>
</tr>
<tr>
<td>16</td>
<td>8@2/0.8</td>
<td>4@4/1</td>
<td>4@4/2</td>
</tr>
<tr>
<td>32</td>
<td>16@2/0.8</td>
<td>8@4/1</td>
<td>8@4/2</td>
</tr>
<tr>
<td>64</td>
<td>none</td>
<td>16@4/1</td>
<td>None</td>
</tr>
</tbody>
</table>

The test geometries were chosen so that dependence of matching parameters on area for a constant length can be characterized and extracted. Each column in the Table 2.1 specifies the different widths chosen for a single transistor length. Also the variation of matching parameters with length (in an attempt to capture the length dependent effects on matching), for the same gate area.

All of the mismatch characterization was carried out in the saturation region for the following reasons: most of analog design is carried out with transistors biased in saturation; the currents in saturation region are larger and as a result leading to smaller measurement errors. For each transistor pair four measurements were made to reduce measurement errors. Shown in Figure 2.3 are the distributions of threshold voltage mismatch and current factor mismatch for 2@2/0.8um NMOS Low Vt transistor.
Figure 2.3 Mismatch distributions for (a) Threshold voltage (b) current factor for 2@2/0.8 NMOS (NL) transistors.

Shown in Table 2.2 are the standard deviations and mismatch coefficients of NMOS and PMOS transistors.

<table>
<thead>
<tr>
<th>WL</th>
<th>$\sigma(V_{th})$ [mV]</th>
<th>$\Delta V_{th}$</th>
<th>$\sigma(K_p)$ [%]</th>
<th>$A_{\Delta V_{th}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2G4</td>
<td>5.1</td>
<td>9</td>
<td>1.276</td>
<td>2.373</td>
</tr>
<tr>
<td>4G4</td>
<td>4.2</td>
<td>10.6</td>
<td>1.0298</td>
<td>2.6052</td>
</tr>
<tr>
<td>8G4</td>
<td>2.9</td>
<td>10.4</td>
<td>1.0433</td>
<td>3.753</td>
</tr>
<tr>
<td>16G4</td>
<td>2.0</td>
<td>10.2</td>
<td>0.703</td>
<td>3.95</td>
</tr>
<tr>
<td>2G4</td>
<td>4</td>
<td>11.2</td>
<td>0.62596</td>
<td>1.7706</td>
</tr>
<tr>
<td>4G4</td>
<td>2.45</td>
<td>9.8</td>
<td>0.693</td>
<td>2.6873</td>
</tr>
<tr>
<td>8G4</td>
<td>2.387</td>
<td>13.43</td>
<td>0.454</td>
<td>2.5716</td>
</tr>
<tr>
<td>16G4</td>
<td>1.762</td>
<td>14.1</td>
<td>0.325</td>
<td>2.61</td>
</tr>
<tr>
<td>2G4</td>
<td>2.44</td>
<td>9.7</td>
<td>0.4018</td>
<td>1.9273</td>
</tr>
<tr>
<td>4G4</td>
<td>2.4</td>
<td>13.587</td>
<td>0.375</td>
<td>2.1294</td>
</tr>
<tr>
<td>8G4</td>
<td>2.02</td>
<td>16.2</td>
<td>0.26929</td>
<td>2.0663</td>
</tr>
</tbody>
</table>

PMOS

<table>
<thead>
<tr>
<th>WL</th>
<th>$\sigma(V_{th})$ [mV]</th>
<th>$\Delta V_{th}$</th>
<th>$\sigma(K_p)$ [%]</th>
<th>$A_{\Delta V_{th}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2G4</td>
<td>6.56</td>
<td>11.75</td>
<td>3.81</td>
<td>6.81</td>
</tr>
<tr>
<td>4G4</td>
<td>8.5</td>
<td>16.5</td>
<td>2.98</td>
<td>7.25</td>
</tr>
<tr>
<td>8G4</td>
<td>3.76</td>
<td>12.8</td>
<td>2.0251</td>
<td>7.24</td>
</tr>
<tr>
<td>16G4</td>
<td>2.38</td>
<td>12.98</td>
<td>1.993</td>
<td>10.116</td>
</tr>
<tr>
<td>2G4</td>
<td>3.85</td>
<td>10.9</td>
<td>2.16</td>
<td>6.12</td>
</tr>
<tr>
<td>4G4</td>
<td>2.935</td>
<td>11.73</td>
<td>1.74</td>
<td>6.97</td>
</tr>
<tr>
<td>8G4</td>
<td>2.1073</td>
<td>11.9</td>
<td>1.31</td>
<td>7.46</td>
</tr>
<tr>
<td>16G4</td>
<td>1.64</td>
<td>13.15</td>
<td>1.1</td>
<td>8.81</td>
</tr>
<tr>
<td>2G4</td>
<td>2.705</td>
<td>10.82</td>
<td>1.86</td>
<td>7.53</td>
</tr>
<tr>
<td>4G4</td>
<td>2.13</td>
<td>12.1</td>
<td>1.434</td>
<td>8.12</td>
</tr>
<tr>
<td>8G4</td>
<td>1.737</td>
<td>13.9</td>
<td>1.107</td>
<td>8.86</td>
</tr>
</tbody>
</table>
2.6 Systematic Mismatch:

As mentioned earlier systematic mismatch is caused due to non-identical neighboring conditions. To investigate this, transistor pairs with and without dummy transistors were fabricated. Shown in Figure 2.5 & Figure 2.6 are the distributions of current mismatch of pairs with and without dummy transistors. These values of mismatch were obtained on PMOS Low Vt transistors at a bias current value of 1mA.
Current mismatch distribution without dummy transistors

Average of absolute values of mismatch = 8.59E-06
Standard Deviation of mismatch = 4.65E-06

Figure 2. 5 Current mismatch distribution of the transistor pair without dummy transistors, m@W/L = 16@7.5/1.

Current mismatch distribution with dummy transistors

Average of absolute values of mismatch = 4.32E-06
Standard Deviation of mismatch = 3.22E-06

Figure 2. 6 Current mismatch distribution of the transistor pair with dummy transistors, m@W/L = 16@7.5/1.
From Figure 2.5 & Figure 2.6 it can be observed that the average of absolute mismatch in currents and their standard deviation is larger for the transistor pair without dummy transistors. This increased mismatch in currents can be attributed to the edge transistors whose neighboring conditions are different due to the lack of dummy transistors. It is clear from Table 2.2 that the percentage mismatch would be a larger if the number of fingers were less than the number of fingers used in this study (16).

2.7 Comparison with previous studies and Conclusions:

Figure 2.7 shows the threshold voltage mismatch proportionality constant $A_{VT}$ variation with gate oxide thickness $t_{ox}$ for several processes [20].

![Plot of $A_{VT}$ variation with gate oxide thickness](image)

Figure 2.7 Plot of $A_{VT}$ variation with gate oxide thickness of several processes [20].
The minimum feature size devices used in this comparison were 0.5um [21], 0.7um & 1.2um [20], 2.5um [11], 3um [19]. A straight line fit of this data points gives a slope of 0.45 mVum/nm and intercepts of 7.5mV um and 13.8 mVum for NMOS and PMOS transistors [20]. Shown below in Table 2.3 are the values predicted from the trend discussed above and the measured values.

Fig. 2.8 shows the current factor mismatch proportionality constant $A_{\beta}$ variation with gate oxide thickness $t_{ox}$ for several processes [20]. The minimum feature size devices used in this comparison were 0.5um [21], 0.7um & 1.2um [20], 2.5um [11], 3um [19]. The current mismatch has not scaled down with device scaling and remained at around 2-3% for NMOS and 3-4% for PMOS [20].

Table 2.3 Mismatch coefficients predicted from the above discussed trend and measured values on Peregrine process (tox=10nm, Lmin=0.5um).

<table>
<thead>
<tr>
<th>Device Type</th>
<th>$A_{\beta}$ Predicted values (mV um)</th>
<th>$A_{\beta}$ Measured Values (mV um)</th>
<th>$A_{\beta}$ measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMOS</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 2.8 Plot of $A_{\beta}$ variation with gate oxide thickness of several processes [20].
<table>
<thead>
<tr>
<th>Type</th>
<th>(mV um)</th>
<th>(mV um)</th>
<th>values [% um]</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS</td>
<td>12</td>
<td>11.67</td>
<td>2.53</td>
</tr>
<tr>
<td>PMOS</td>
<td>18.3</td>
<td>12.51</td>
<td>7.75</td>
</tr>
</tbody>
</table>

From Table 2.3 it can be observed that the $A_{VT}$ values obtained for the Peregrine ($t_{ox}=10\text{nm}$, $L_{\text{min}}=0.5\text{um}$) process are 2.75\% (NMOS) and 31\% (PMOS) smaller than the predicted values. For $A_{\beta}$ it can be observed that NMOS values lie in the range of 2 to 3\% as was predicted by [20]. But in the case of PMOS $A_{\beta}$ value is 120\% in error from the predicted value.

In this chapter the Pellgrom matching rule of the variance being proportional to the inverse of root of area was verified and mismatch coefficients $A_{VT}$ & $A_{\beta}$ were extracted. The effect of mismatch on analog and digital design was reviewed and a comparison of mismatch coefficients with similar technologies was done and the results indicate that mismatch coefficients of Peregrine process are 2.75\% (NMOS) and 31\% (PMOS) smaller than the predicted values.
Chapter 3

High Voltage Transistors

The CMOS industry has always been inclined towards scaling down the process features. Process scaling benefits traditional analog and digital circuits by improving their delay power product. Scaling down the device dimensions requires scaling down the power supply voltages to keep the electric fields constant. For applications like on-Chip DC-DC converters, EEPROM’s etc., transistors that can withstand higher than nominal drain to source voltages are required. In this work transistors that can withstand higher voltages were designed in the Peregrine UTSi process. These were tested and their test results are shown in Section 3.5. These transistors also suppress the “kink effect” as can be observed in their drain characteristics.
3.1 Introduction:

As the applied drain to source voltage is increased the strong electric field across the pinch-off region increases causing hot carriers and favors avalanche breakdown. Increasing the transistor length can increase the operable range by a small value. To decrease the field intensity the depletion region needs to be widened. In Figure 3.1 a conventional transistor is shown. It can be seen that the depletion region cannot extend considerably into the heavily doped drain. $E_{\text{max}}$ represents the maximum electric field intensity, $x_p$ represents the pinch-off region, $x_d$ represents the depletion region width in the drain.

![Figure 3.1 Lateral electric field across a regular transistor.](image)

The field intensity increases linearly across the pinch-off region $x_p$ and drops linearly across the depletion region $x_d$. The total drain to source voltage $V$ is the area under these triangles

$$ V = \frac{E_{\text{max}}}{2} (x_p + x_d) \quad (3.1) $$
The widths of pinch-off region and the depletion region are inversely proportional to the square root of their doping concentration [23]. From Equation 3.1 it can be seen that $V$ can be increased by increasing $x_d$. The depletion region width was increased by decreasing the drain doping concentration. However, the decrease in doping concentration of the drain however increases the drain resistance. To overcome this, a combined structure formed by a lightly doped region followed by heavily doped drain region was used as shown in Figure 3.2.

![Figure 3.2 Pinch-off and depletion regions of a Lightly doped drain transistor.](image)

### 3.2 Implementation in Peregrine UTSi process:

The doping profiles for a typical NMOS transistor are as shown in the Figure 3.3 and those for a Lightly Doped Drain structure are as shown in Figure 3.4. The construction of a high voltage device involves introduction of a low doped n-type material between the channel and the drain. The typical transistors in the Peregrine UTSi process have a breakdown of about 4 to 5V and the LDD transistors presented here exhibited a breakdown voltage of about 8V to 10V, a factor of approximately 2 improvement.
Figure 3. 3 Doping concentrations of a typical SOS NMOS transistor.

Figure 3. 4 Doping concentrations of LDD SOS NMOS transistor.

The LDD PMOS transistors were built with a low doped p-type material as an extension of the drain. The layers n' and p' were not directly available in Peregrine UTSi process, so an n' layer was obtained by placing a p-type material under the gate which produced the n' layer and the complementary was done to obtain p' layer required for LDD PMOS device. The layouts of the high voltage NMOS and PMOS devices with and without Body-tied-source are shown below if Figure 3.5.
Figure 3.5 Layouts of LDD NMOS and PMOS transistors with (a,c) and without (b,d) Body-tied-Source. W = 4.2 um for (a) & (c), W=3 um for (b) & (d), for all the transistors L=1.8um and LDD=1.2 um.

3.3 S/D Block Transistors:

As a part of this work a second type of high voltage transistors was attempted and their test results are presented. The schematic and the layout of a transistor of this device are as shown in Figure 3.6.
In the Peregrine process, the S/D block layer is used to block doping of diffusion areas. Since the region underneath the S/D block layer is un-doped it exhibits a very high resistance. This is particularly used in making high valued resistors that occupy smaller area compared to the resistors made from regular diffusion materials. In this implementation of high voltage transistor (Figure 3.6), a S/D Block layer was placed near the drain end of the transistor. The presence of a resistor in series with the channel imposes a lower voltage across the channel thereby allowing higher voltages across drain and source. ID-VDS characteristics of this “transistor are” as shown in Figure 3.12.

3.4 Suppression of “Kink Effect”:

The hot carriers are generated due to high electric field in a regular SOS MOSFET are suppressed in LDD devices due to the presence of low doped region adjacent to the drain. From Figure 3.7 (b) and (c) it is easily observed that there is no “kink effect” in LDD devices. The major draw back of these devices is their higher “$v_{dssat}$” compared to regular transistors. This can accounted for by the added resistance
offered by the lightly doped region. The device in this present discussion needs further research and refinement to obtain the best LDD dimension possessing a tolerable kink for best achievable \( \text{vdssat} \). In Figure 3.8 a comparison of ID-VDS characteristics of High Vt NMOS with a channel length of \( L=2\mu m \) and an LDD device with \( L=1.8\mu m \) is shown. The currents were plotted for same effective drive strength and similar voltage conditions. It is readily observable that the LDD device has a \( L_{\text{eff}} \) greater than 2\( \mu m \). The effective length, \( L_{\text{eff}} \) of the LDD device was calculated to be 2.36 \( \mu m \) by equating the currents of both transistors at \( V_{GS}=1.2 \) V, \( V_{DS} = 1.5 \) V.

(a)
Figure 3.7 (a) ID-VDS and GDS-VDS for NMOS High Vt LDD transistor, W=10um, L=1.8um, VG=0 to 1.2V (100mV step) at temperature T=27°C (b) GDS – VDS for NMOS High Vt transistor, W=10um, L=2um. (All the data in above plots was scaled to an effective W/L=1).

Figure 3.8 Comparison of ID-VDS characteristics of High Vt NMOS with a channel length of L=2um (dash-dot) and an LDD device with L=1.8um (solid in red). Effective length LEff of the LDD device was calculated to be 2.36 um by equating the currents of both transistors at VGS=1.2 V, VDS = 1.5V.
The above ID-VDS characteristics were plotted with VGS varied from Vth till \( \Delta V = 600\text{mV} \) for both devices which is the region of device interest for analog circuit designers, where Vth was extracted equal 610mV. The LDD transistors suffer a degraded maximum operable frequency due to the added gate capacitance of the LDD section. Given below are the calculations of maximum operable frequency for NMOS with \( L+LDD = (1.8+1.2)\text{um} \) and a regular device with \( L=2\text{um} \).

From Figure 3.8, for a \( \Delta V = 300\text{mV} \) or \( V_{gs} = 900\text{mV} \), \( g_m = \frac{\partial I_d}{\partial V_{gs}} = 26.12\text{uS} \)

The data in the Figure 3.8 is a normalized plot, for an effective W/L of 1, and as a result the \( g_m \) of the transistor when scaled back to original geometry (W/L equal 10/1.8) has a \( g_m \) of 146.11uS and Cgs of 70.8fF (Cox equal 3.54fF/\text{um}^2 and \( C_{gs} = 2/3 \) (W[L+LDD]Cox)).

The resulting unity current gain bandwidth from \( f_T = \frac{g_m}{2\pi C_{gs}} \), equals 326 MHz.

The \( f_T \) of a regular 2um NMOS device calculated in a similar manner results in 483 MHz or the LDD device is 50% slower as a result of the added LDD capacitance.

### 3.5 Test Results:

Test results confirmed the functionality of LDD transistors and they were to found to holdoff drain to source voltages up to 8V to 10V at 200° C. ID-VDS characteristics of an NMOS LDD transistor with and without body-tied-source (BTS) at temperatures of 25° C and 200° C are shown in Figure 3.9.
Test results of LDD PMOS transistors confirmed the functionality and these were found to hold off drain to source voltages up to 10V to 12V at 200° C. ID-VDS characteristics of PMOS LDD transistors with and at 25° C and 200° C are as shown in Figure 3.10.
The ID-VDS characteristics of PMOS LDD with BTS at 25° C is as shown in Figure 3.11. It can be observed that they can be operated successfully without breakdown up to 12V.

Figure 3. 11 ID-VDS characteristics of High voltage transistors W/L=3/1.8, LDD=1.2um, LDD PMOS BTS at 25° C.
The ID-VDS characteristics of an S/D block Transistor is as shown in Figure 3.12. It can be seen that they can be withstand voltages up to 8V without breakdown, however with very poor conduction. For better transistor action LDD transistors are always recommended over S/D block transistors owing to the higher switching resistance and lower current drive characteristics of S/D block transistors. The use of these S/D block transistors is suggested in processes only in a case where process limitations refrain one from the fabrication and usage of LDD transistors.

![Figure 3.12 ID-VDS characteristics of High voltage transistors S/D Block NMOS W=3 um, L=3 um and L of S/D Block =1.2 um at 25°C.](image)

**3.6 Conclusions and Comments:**

The transistors that can survive higher operating voltages were successfully fabricated and tested. Suppression of “kink effect” was also observed. However the LDD transistors have a 50% lower $f_T$ (unity gain frequency) because of the added gate capacitance of the LDD section. The calculated $f_T$ was to be 326 MHz for a $\Delta V = 300$ mV.
verses 596 MHz for a regular RN device at L equal 1.8um. It was also observed that the S/D Block transistors have a very high switch on-resistance compared to their LDD counterparts and function poorly. However, use of these transistors is suggested only when process limitations do not allow the fabrication and usage of LDD transistors (not the case in Peregrine process). All the LDD and S/D block devices were fabricated without design rule violations in both the body tied and untied version. Body tied versions demonstrated little if any improvement over the untied. As a result the body tied versions are not recommended. The process limitations do not allow fabrication of PMOS S/D block transistors.
Chapter 4

Characterization and Analog and Digital Models for Temperatures 120°C to 200°C

4.1 Why separate Analog and Digital Models:

Majority of present semiconductor sales are in digital CMOS circuits, so the traditional modeling efforts are biased towards better models for digital circuits rather than analog. From this point onwards the models that are developed for accurate digital simulation will be referred to as digital models and those for analog will be referred to as analog models. Studies have proven that exact capacitance and drive current models are sufficient to predict an accurate switching of an inverter [30]. This kind of fitting does not result in good estimation of small signal parameters used in analog design.
In this work modeling efforts were performed to extract and optimize the parameters for four different kinds of transistors, NMOS Low and HighVt and PMOS Low and HighVt. Since most of the circuits developed by the MSVLSI group are for high temperature down hole applications this effort was mainly focused on extracting accurate models over the temperature range of 120°C to 195°C. Six models were extracted two of which were digital models of NMOS & PMOS HighVt devices and the remainder were analog models of NMOS High and LowVt, PMOS HighVt & LowVt.

4.2 Temperature modeling:

The major transistor parameters that change with temperature are threshold voltage, mobility, saturation velocity and series resistance. Shown below in Table 4.1 are the BSIM3SOI model equations [24] showing the temperature dependence of these parameters.

<table>
<thead>
<tr>
<th>BSIM3SOI Parameter</th>
<th>Equation of Temperature dependence</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold Voltage</td>
<td>[ V_{th(T)} = V_{th(T_{nom})} + (K_{T1} + K_{T2} V_{bseff}) (T/T_{nom} - 1) ]</td>
</tr>
<tr>
<td>Mobility, ( \mu_o )</td>
<td>[ \mu_{o(T)} = \mu_{o(T_{nom})} \left( \frac{T}{T_{nom}} \right)^{ate} ]</td>
</tr>
<tr>
<td>Saturation velocity, ( v_{sat} )</td>
<td>[ v_{sat(T)} = v_{sat(T_{nom})} - A_T (T/T_{nom} - 1) ]</td>
</tr>
<tr>
<td>Parasitic resistance per unit width, ( R_{dsw} )</td>
<td>[ R_{dsw(T)} = R_{dsw(T_{nom})} + P_{rt} \left( \frac{T}{T_{nom}} - 1 \right) ]</td>
</tr>
<tr>
<td>First order mobility degradation coefficient, ( U_a )</td>
<td>[ U_{a(T)} = U_{a(T_{nom})} + U_{a1} (T/T_{nom} - 1) ]</td>
</tr>
<tr>
<td>Second order mobility degradation coefficient, ( U_b )</td>
<td>[ U_{b(T)} = U_{b(T_{nom})} + U_{b1} (T/T_{nom} - 1) ]</td>
</tr>
<tr>
<td>Body-effect of mobility degradation coefficient, ( U_c )</td>
<td>[ U_{c(T)} = U_{c(T_{nom})} + U_{c1} (T/T_{nom} - 1) ]</td>
</tr>
</tbody>
</table>
It can be observed that all these are functions of \((\frac{T}{T_{\text{nom}}} - 1)\). To make modeling easier and to remove the possibilities of having to model any non-linearities that might exist on a larger range of temperature, a temperature span of 120°C to 195°C with a \(T_{\text{nom}}\) of 120°C was chosen.

![Graphs of Vth and Kp Temperature variation for NMOS and PMOS (L=1um)](image)

Figure 4.1 Variation of threshold voltage and current factor with temperature (25 °C to 195 °C) for NMOS and PMOS with L=1um.

Shown in Figure 4.1 are the variations of \(V_{\text{th}}\) and \(K_p\) with temperature for \(L=1\mu m\) NMOS and PMOS devices. The threshold voltage temperature coefficients were found to be 0.75mV/°C and 1.1mV/°C for NMOS and PMOS respectively. Current factor was found to be degrading at exponential rate of -1.11 and -1.51 for NMOS and PMOS respectively.

### 4.3 Requirements of a Digital model:

Digital circuits are almost always optimized for some combination of high speed and low power. The main transistor characteristics that determine speed are the drive strength, transistor ON-resistance and the load capacitance. As temperature increases the threshold voltage decreases and standby power which is dominated by the drain to source leakage currents (Sub-threshold in SOS) increases. Therefore an accurate sub-threshold
model is required to estimate leakage power consumption. A good digital model is one which accurately models the threshold voltage, off currents, on currents and delays across a wide range of input rise times and as a result must model device parasitics as well.

Shown below in Figure 4.2 are the Id-VDS characteristics plotted from measured data and using vendor supplied models for a HighVt NMOS with L=1um at 120°C and 195°C.

![Figure 4.2 Measured and simulated (Peregrine model) ID-VDS characteristics of HighVt NMOS with W/L=10/1, VDS=0 to 3.3V, VGS = 0.68V to 3.3V in 5 steps at (a) 120°C and (b) 195°C.](image)

Figure 4. 2 Measured and simulated (Peregrine model) ID-VDS characteristics of HighVt NMOS with W/L=10/1, VDS=0 to 3.3V, VGS = 0.68V to 3.3V in 5 steps at (a) 120°C and (b) 195°C.

Shown below in Figure 4.3 are the Id-VGS characteristics plotted from measured data and using vendor supplied models of a HighVt NMOS with L=1um at 120°C and 195°C.
From Figure 4.2 and Figure 4.3 it can be observed that the model does not model $I_{ON}$, the drive strength and $I_{OFF}$, or the sub-threshold current well. The usage of these models to estimate static and dynamic power dissipation and propagation, rise, and fall time delays of digital circuit would result in gross unacceptable errors.

### 4.4 Requirements of an Analog Model:

The main parameters of interest in analog circuits are gain and bandwidth which are translated to; parasitic capacitances, $g_m$ and $g_{ds}$ in terms of transistor parameters. The small signal parameters $g_m$ and $g_{ds}$ are defined in Equations Equation 4.1 & Equation 4.2. Transconductance $g_m$ is defined as the increase in drain current with increase in gate-source voltage

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \bigg|_{I_{DS} = \text{const}}$$  \hspace{1cm} (4.1)
Drain Transconductance is a measure of drain current increase with the increase in drain-source voltage

\[
g_{ds} = \frac{\partial I_D}{\partial V_{DS}} \bigg|_{V_{GS} = \text{const}}
\]  

(4.2)

From Figure 4.4 and Figure 4.5 it can be observed that fitting is not acceptable for \( I_d - V_{gs} \) characteristics and \( g_m \) in the saturation region. In Figure 4.6 variation of \( g_{ds} \) for different overdrive voltages is plotted in a log plot. Note, the log plot tends to mask the true variation in \( g_{ds} \). Even though the currents match to a certain extent it can be observed that there again is significant difference in the \( g_{ds} \) between the simulation and measurement data especially due to insufficient modeling of kink. The model used for ‘simulation was supplied by the vendor. The “kink” inaccuracies in \( g_{ds} \) modeling exist as a result of the Bsim3 model being used to model a SOS process in lieu of BsimSOI.
Figure 4.4 Comparison of Id Vs Vgs of measured and simulated data of NMOS High Vt, (W/L=10/1 at 120°C, VDS=1.2V, VGS=0 to 1.2V) for the analog region of operation.

--- Peregrine Model
---- Measured Data

Figure 4.5 Comparison of gm of measured and simulated data of the NMOS High Vt, (W/L=10/1 at 120°C, VDS=1.2V, VGS=0 to 1.2V) for the analog region of operation.

--- Peregrine Model
---- Measured Data
Figure 4.6 Comparison of gds of measured and simulated data of NMOS High Vt, (W/L=10/1 at 120°C, VDS=1.2V, VGS=0.7 to 1.2V) for the analog region of operation.

From Figure 4.4, Figure 4.5 and Figure 4.6 it can be observed that the vendor supplied does not satisfy the needs for accurate analog simulation.

4.5 Model Extraction:

From the above discussion it is clear that the BSIM3 models provided by the vendor do not meet the requirements for either analog or digital simulations. Extracting a single model that suits both analog and digital simulations is complicated if not impossible. So, in this work separate models for both digital and analog were extracted. Extraction and optimization of model parameters for digital models was mainly done on triode region ID-VGS (for accurate on-resistance modeling), Sub-threshold region (for accurate leakage power estimation), and ID-VDS characteristics (for accurate drive strength modeling). In the case of analog model the optimizations were performed on small signal parameters like g_m and g_ds. Shown below in Table.1 are the geometries of transistors used in the extraction process.

<table>
<thead>
<tr>
<th>W(um)</th>
<th>L(um)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20</td>
</tr>
<tr>
<td>2</td>
<td>20</td>
</tr>
<tr>
<td>3</td>
<td>3.2</td>
</tr>
<tr>
<td>4</td>
<td>20</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
</tr>
<tr>
<td>6</td>
<td>10</td>
</tr>
<tr>
<td>7</td>
<td>10</td>
</tr>
</tbody>
</table>

Model extraction and optimization methods used in this study were based on BSIM3SOI user manual [24] and Silvaco manuals [25] [26]. Given below in Figure 4.7 and Figure
4.8 are the simulations (using extracted model) and measured data of the digital models overlaid in the same plots. As the device capacitance parasitics are relatively independent of temperature the extracted models use the capacitance parameters from the existing vendor supplied models.

(a) NMOS High Vt, 10/1, Temp=195°C, ID-VDS

(b) NMOS High Vt, 10/1, Temp=195°C, ID-VGS (Triode)

(c) NMOS High Vt, 10/1, Temp=195°C, ID-VGS (Saturation)

(d) PMOS High Vt, 20/0.8, Temp=195°C, ID-VDS

Figure 4. 7 Simulated (using extracted model) and measured ID-VDS, ID-VGS (Triode & Saturation) curves -- transistor geometries are noted on the figures.
Figure 4.8 Simulated (using extracted model) and measured ID-VGS (Triode & Saturation) curves -- transistor geometries are noted on the figures.

It can be observed from Figure 4.7 and Figure 4.8 that requirements for a digital model are accomplished in the extracted models for both NMOS and PMOS. Given below in Figure 4.9 and Figure 4.10 are the characteristics showing small signal parameters $g_m$ and $g_{ds}$ of NMOS and PMOS.
Figure 4. Simulated (using extracted model) and measured ID-VDS, rds-VDS, ID-VGS (Saturation), gm-VGS (Saturation) curves for NMOS -- transistor geometries are noted on the figures.
Figure 4. 10 (using extracted model) and measured ID-VDS, rds-VDS, ID-VGS (Saturation), gm-VGS (Saturation) curves for PMOS -- transistor are noted on the figures.

From Figure 4.9 and Figure 4.10 it can be observed that the requirements for a good analog model have been accomplished in this extracted model.

Comparison of Figure 4.9 and Figure 4.10 reveals that the PMOS has a reduced kink effect (the kink starts at a higher voltage, 2.2 V, for PMOS) than NMOS. This is attributed to the two reasons mentioned below

- Impact Ionization probability of holes is less than that for electrons [27]
The existence of better (lower resistance) body contact in PMOS than in NMOS [28]

Figure 4.11 shows the ID-VGS characteristic of a PMOS long channel transistor. ID is shown on log-scale for convenience.

![Figure 4.11: ID-VGS of PMOS High Vt, W/L=10/20, Temp=120°C, VDS=3.3V, VGS=0 to 3.3V.](image)

From Figure 4.11 it can be observed that currents in the sub-threshold region are not modeled very well. The bending of the curves near zero gate voltages is due to GIDL [29] (Gate Induced Drain Leakage). GIDL is not modeled in BSIM3SOI model which explains the poor fit.
Chapter 5

Architecture of 8KX8 MRAM and design of Sense Amplifier:

5.1 Introduction:

MRAM (Magneto-resistive Random Access Memory) combines the best of attributes of all three memories types; the density of DRAM, the speed of SRAM and the non-volatility of Flash [32]. MRAM memory storage is based on the principle of magnetic moments rather than charge storage. In MRAM energy is required to read/write a bit but not to maintain it. The basic MRAM cell used in this work is based on a pseudo-spin valve (PSV) mechanism. The basic structure of a PSV cell is as shown in Figure 5.1. It consists of a magnetically soft layer (requires lower fields for magnetic polarization reversal) on the top and a magnetically hard layer (requires higher fields for magnetic polarization reversal) on the bottom.
Figure 5.1 Pseudo-Spin Valve structure (a) Low resistance state (b) High resistance state.

These two are separated by a thin conducting but non-magnetic material. The thickness of the top and bottom layers determines the field required to switch them. The resistance through the cell is low when the magnetization states are in parallel and high when they are in anti-parallel. From a circuit designer’s perspective this means that there is a cell whose resistance is determined by the value of the bit stored in it.

5.2 Architecture of 8KX8 MRAM:

Each MRAM cell consists of four Magneto-resistors and one transistor. This whole structure is termed as a spot. The arrangement is as shown in Figure 5.2. Each magneto resistor has a resistance of 120Ω. The processes of writing a ‘1’ or a ‘0’ and reading involve currents in both column and word lines and the selection of spot transistor. The requirements for writing being word line current of +/- 30mA (Opposite polarities for programming a ‘1’ or a ‘0’) and a column line current of +4mA (unidirectional). For reading we need a -15mA word line current and a 2mA column line current. For successful operation of MRAM, all these currents cannot deviate above 10% over the whole temperature range. All these programming and reading currents are obtained from a single temperature independent constant current generator. The change in resistance
from a ‘1’ to a ‘0’ is almost 3% of the magneto resistance. To enhance the signal, two adjacent bits will be programmed with opposite polarities. Figure 5.3 shows the original 8-bit data (column K bits) to be written and its complementary 8-bit data (column KBar bits).

The programming of ‘K’ and ‘KBar’ bits requires two programming clock cycles, one for writing all the ‘1’ s and another for all the ‘0’ s. The advantage of this architecture is a doubling of the signal and the disadvantage being a double the area.

The optimum number of rows and columns in each bank was calculated by equating the time constants for read and write currents across the chip. The capacitance
of the routing wires was assumed to be mainly dominated by the fringe capacitance between adjacent wires than by the capacitance to the substrate. The architectural block diagram is as shown in A.2 of Appendix A. During the write and read procedures in MRAM the word currents and column line currents are brought up sequentially to avoid any accidental programming if either one or both of them overshoots. A model for the MRAM cell was developed in Verilog-A and was used in cadence simulations for verification of programming and reading. The Verilog-A code is presented in Appendix A.1.

5.3 Read Operation Details:

5.3.1 Sense Amplifier Design:

The change in resistance of the magneto-resistor from its original value to ‘1’ or a ‘0’ is 3% with a temperature coefficient of 1000ppm /°C). A sense amplifier was designed to meet this accuracy requirement. This sense amplifier was designed to accept differential inputs and produce a single-ended logic level equivalent output and was designed to run at a clock frequency of 2 MHz. The amplifier consists of two stages. The first stage is an auto-zeroing high gain current amplifier and the second stage is a self-biased voltage amplifier. The complete process of sensing is achieved in one clock cycle. The first stage is auto-zeroed during the negative half cycle of the clock (CLK) and used to sense data during positive half cycle. The inputs to this circuit are intended to be directly connected to MRAM columns as shown in Figure 5.4. Since no actual MRAM
memory array was fabricated, resistors controlled by switches were used in testing and Verilog-A models were used in simulation.

Figure 5.4  Block diagram of sense amplifier.

The currents flowing into the resistors cannot exceed 2mA over the entire temperature range as dictated by the requirements to ensure safe reading while avoiding any accidental writes. A temperature independent constant current generator was proposed and is as shown in Figure 5.5. This circuit provides currents for the bias generator, CMFB (common-mode feedback circuit), read and write word/column currents.
5.3.2 Design of Current Gain Stage:

The first stage of the sense amplifier is as shown in Figure 5.6. It consists of two OTA’s used as boost amplifiers, a bias generator and a CMFB circuit. It is biased to allow 2mA of current into the MRAM columns. Common mode voltage is setup at the

\[ I = \frac{V_{\text{Ref}}}{R} \]
inputs of the ‘NBoost’ by the voltage drop impressed on the MRAM resistors. The gain is
developed expression as follows;

Nominal resistance of MRAM resistors, $R_{\text{mem}} = 450$ Ohms

Bias Current through each leg, $I_{\text{Sense}} = 2$mA

Common Mode voltage at the inputs of ‘NBoost’ $V_{\text{mem}} = I_{\text{Sense}} \cdot R_{\text{mem}}$

Voltage at node $V_{\text{out}} = \Delta I \cdot R_{\text{out}}$  \hspace{1cm} (5.1)

Where $R_{\text{out}}$ is the output resistance looking into the nodes $V_{\text{out}}$ or $V_{\text{outBar}}$. It is the parallel combination of output resistance looking into PMOS and NMOS. The contribution of resistance looking into PMOS is equal to $\frac{\mu_0^2}{2} \cdot r_{\text{ds}}$, where $r_{\text{ds}}$ is the output resistance looking into rail side current source and $\mu$ is the self gain of the transistor. Since $r_{\text{ds}} \geq 40 \cdot R_{\text{mem}}$ the contribution of PMOS output resistance to the overall resistance ($R_{\text{out}}$) is negligible.

$$R_{\text{out}} = A_{\text{NBoost}} \cdot \mu \cdot R_{\text{mem}}$$  \hspace{1cm} (5.2)

where $\mu$ is the self gain of the transistor

‘NBoost’ is implemented as a folded cascode, so $A_{\text{NBoost}} = \frac{\mu_0^2}{2}$

$$R_{\text{out}} = \frac{\mu_0^3}{2} \cdot R_{\text{mem}}$$  \hspace{1cm} (5.3)

Due to the complementary values stored in the MRAM bits, the difference of current in the two legs of the sense amplifier is

$$\Delta I = g_m \cdot V_{\text{in}}$$  \hspace{1cm} (5.4)

$$V_{\text{out}} = \Delta I \cdot R_{\text{out}} = g_m \cdot V_{\text{in}} \cdot \left( \frac{\mu_0^3}{2} \cdot R_{\text{mem}} \right)$$  \hspace{1cm} (5.5)
\[ V_{out} = g_m \frac{\mu}{2} \cdot R_{mem} \cdot \Delta R \cdot I_{Sense} \]  \hspace{1cm} (5.6)

Gain, \( A_I = \frac{V_{out}}{\Delta R} = g_m \cdot \frac{\mu^3}{2} \cdot R_{mem} \cdot I_{Sense} \)  \hspace{1cm} (5.7)

Figure 5.6 Complete Schematic of first stage of sense amplifier.

5.3.3 Temperature gain sensitivity and overdrive selection:
Shown below in Figure 5.7 is a plot showing the variation of mobility, $\Delta V$ and $g_m$ for constant current over the temperature range of 27 °C to 223 °C. Note that all the values are normalized. It can be observed that $g_m$ changes by 25% from 27 °C to 200 °C.

As can be observed from Equation 5.7 and Figure 5.7 gain is a function of temperature. The bias current $I_{\text{sense}}$ is independent of temperature (set by the constant current generator). $g_m$ is dependent on temperature and changes by 25% over the temperature range. $R_m$ temperature coefficient is negligible (1000 ppm/°C). Self gain of transistor
defined by $\mu = \frac{g_m}{g_{ds}}$ changes by 25% due to the variation of $g_m$. The $g_{ds}$ term in self gain is constant over the temperature range due to constant $I_d$.

Since the difference signal current, $\Delta I = 72uA$, a small value the currents due to the mismatch between the two legs should be smaller than this value to guarantee accurate sensing of a “1” or “0”.

Substituting the values from Table 2.3, the value of $\Delta V$ that would result in obtaining the best performance (Quality factor defined in Equation 2.24)

$$PMOS(PL), \Delta V_{Eff, opt} = 2 \left[ \frac{\sigma^2(\Delta V_{th})}{\sigma^2(\Delta \beta)} \right] = 2 \left( \frac{A_{vih}}{A_{\beta}} \right) = 2 \left( \frac{12.5}{0.0775} \right) = 322mV$$

$$NMOS(NL), \Delta V_{Eff, opt} = 2 \left( \frac{\sigma^2(\Delta V_{th})}{\sigma^2(\Delta \beta)} \right) = 2 \left( \frac{A_{vih}}{A_{\beta}} \right) = 2 \left( \frac{11.56}{0.026} \right) = 889mV$$

The values used for NMOS are obtained from measurement of NL devices, but in the circuit implementation, all the rail side transistors (that are mainly responsible for mismatch) are RN devices. So, the above calculated value for NMOS somewhat in error but helpful none the less.

The decision to operate at a $\Delta V$ of 450mV has the effect of pushing the amplifier into lower offset operation but off the optimal veff. In this sense amplifier implementation, the power consumption is set at a constant value due the power supply and read current requirements. For this reason, in the quality factor defined in Equation 2.24, the power term can be neglected. Since the main requirements of the amplifier were the reliable sensing of signal at moderate speed (2MHz), low offset is a necessity and was traded off
for speed and reduced area in the case of the PMOS devices. The optimal NMOS $v_{eff}$ is unacceptable.

The common mode output voltage for this stage is set by the CMFB circuit which generates $V_{cmfb}$ by comparing $V_{out}$ and $V_{outBar}$.

5.3.4 Common Mode Feedback Circuit:

As with any other high gain fully differential circuits the sense amplifier also needs common mode feedback to maintain the desired voltage at the output. The common mode feedback circuit using two differential pairs [33] as shown in Figure 5.8 was used to provide CMFB for the first stage of the sense amplifier. Scaled versions of a similar topology were used in Boost amplifiers. The sources coupled transistors M2-M5 sense the common mode voltage $V_{oc}$ i.e., the average of $V_{out}$ and $V_{outBar}$ and generate the output voltage $V_{cmfb}$ which is proportional to the difference between $V_{oc}$ and $V_{ref}$ [33].
Figure 5. 8 CMFB circuit used in the sense amplifier.

The output $V_{\text{cmfb}}$ is feed back to the rail side PMOS transistors of Figure 5.6 completing the feedback loop. This circuit topology loses control if any of the inputs swing low enough to turn off any of the input transistors. For the amplifier in this work, the swing towards the negative rail is limited to a value $I_{\text{Sense}}R+\Delta V$ which eliminates the above mentioned limitation.

5.3.5 Boost Amplifiers:

The amplifiers used as ‘NBoost’ and ‘PBoost’ were implemented as folded cascode amplifiers as shown in Figure 5.9.
Small signal gain of this circuit,

\[ A_v = g_{m1} \{-\mu \cdot (r_{o1} \parallel r_{o3}) \parallel (\mu \cdot r_{o6})\} \]  \hspace{1cm} (5.8)

where \( \mu \) is the gain of cascode transistor.

Transistors M8, M9, M6, M7 were all long channel transistors with \( L=2\mu m \) and the rest of the transistors were with \( L=1\mu m \). The CMFB for this circuit is complementary of the circuit described previous section. The first pole \( w_{p1} \) for this amplifier is located at the output node and the second pole \( w_{p2} \) is at the cascode transistor biased with VB3.

\[ w_{p1} = -\frac{1}{R_{out} \cdot C_L} \]  \hspace{1cm} (5.9)

\[ w_{p2} = -\frac{g_{m-casc}}{C_{g3-casc}} \]  \hspace{1cm} (5.10)
5.3.6 Common Mode Reference Voltages:

Common mode reference voltages were set for the main amplifier at 200mV and at VB2 for the ‘PBoost’. For the ‘NBoost’ the reference voltage has to track the MRAM cell resistance. This voltage was provided by the circuit shown in Figure 5.10 below.

![Reference generator for amplifier ‘NBoost’](image)

Figure 5.10 Reference generator for amplifier ‘NBoost’.

To reduce the standby power consumption, the current through this reference generator was reduced to 1/4\textsuperscript{th} of I\textsubscript{Sense}. The number of fingers in each of these transistors was reduced to 1/4\textsuperscript{th} of their original value and the resistor scaled by 4 times to maintain a similar voltage drop as in the main circuit.

5.3.7 Auto Zero Offset Cancellation:
The resolution of the sense amplifier is determined by the offset inherent in the transistors. The transistors that introduce offset in the main amplifier shown in Figure 5.6 are the rail side PMOS transistors, Ms transistors and the amplifier ‘NBoost’. Since the transistors in ‘NBoost’ were scaled ¼ times the transistors in the main amplifier and as a result dominate the offset transistor pairs when compared to the offset generated by rail side PMOS, and Ms transistors and the remaining transistor pairs of the ‘NBoost’ amplifier. The transistor pairs in ‘NBoost’ that affect offset are M1-M2, M3-M4, M6-M7, M8-M9 and the offset generated by the 4 pair of devices is given by Equation 5.11.

\[
V_{OS} = \sqrt{\left(\frac{A_{v1}^2}{(W.L)_{M1M2}} + \frac{A_{v2}^2}{(W.L)_{M3M4}} + \frac{A_{v3}^2}{(W.L)_{M6M7}} + \frac{A_{v4}^2}{(W.L)_{M8M9}}\right)}
\]  

(5.11)

To overcome this potential, input series offset cancellation was employed with the simplified schematic shown in Figure 5.11.

Figure 5. 11 Schematic of Auto-zero offset cancellation technique.
The voltage stored on the capacitor after offset cancellation is as shown in Equation 5.13 where $A_V$ is the gain of the amplifier and $V_C$ the effective charge stored on the capacitors

$$V_C = -A_V [V_C - V_{OS}]$$

(5.12)

$$V_C = \left( \frac{A_V}{A_V + 1} \right) \cdot V_{OS}$$

(5.13)

From Equation 5.13 it can be seen that the voltage on the capacitor is almost equal to the offset voltage but with opposite polarity. With a projected gain of 300 the anticipated offset $V_{OS}$ after offset cancellation is projected to be 0.01mV.

5.3.8 Design of Self Biased Amplifier:

The second stage of the sense amplifier is needed to introduce additional gain in the path to ensure the output is a logic level. This stage was followed by a chain of two inverters which eventually drove the output to logic levels. A complementary self biased differential amplifier [34] as shown in Figure 5.12 was used as the second stage.
The negative feedback provides bias voltage to the M1 and M6 thus eliminating any need for external bias. The transistors M1 and M6 operate in linear region having very low standby current when there is no input differential signal and as such make the circuit less power consumptive. When Vin+ goes high it pulls the gate of M6 lower turning it on harder. At the same time Vin- goes low pulling the large current through M5. The amplifier gain is twice that of a single stage 5-transistor differential amplifier with a current source load as a result of the complementary action of NMOS and PMOS pairs. The gain of this amplifier is as shown in Equation 5.15

\[ A_v = \frac{g_{mM2} + g_{mM3}}{g_{dsM2} + g_{dsM3}} \]  (5.14)

\[ A_v = \frac{4(V_{AN} \cdot V_{AP})}{\Delta V(V_{AN} + V_{AP})} \]  (5.15)
This amplifier eliminates any need for extra bias voltage routing making the layout more compact.

In Chapter 6, measurement results of the sense amplifier described in this chapter are presented along with simulation results. The measured DC transfer characteristics of Boost amplifiers at 195°C are also presented. Measurement results of sense and auto-zero settling times on 12 dies are presented.
Chapter 6

Test Results and Conclusions

6.1 Introduction:

The sense amplifier test results are reported in this chapter. The test structures consists of two pad frames and are as explained below in sections 6.2 & 6.3. The sense amplifier is two stages consisting of a auto zeroing current amplifier followed by a voltage amplifier. Auto zeroing (AZ) is completed during the clock bar phase of both the read and write cycles. Stage 2 is geometrically small and as a result is followed by an inverting pad driver to drive large load capacitances (co-ax cable and oscilloscope) encountered during testing. During test all circuits were operated with +/-1.65V supplies. The sense amplifier delay is 49.3nS +/-5.85nS for 12 devices with an input of +/- 3 ohms. The design target was sensing +/- 3 ohms at 195 °C in a half cycle of a 2 MHz clock (250ns). The test setup is explained in 6.3 MRAM Read Operation.
6.2 Boost Amplifiers:

6.2.1 Boost Amplifier Test Circuit pad frame:

This pad frame consists of the two OTA’s used as Boost amplifier’s in the sense amplifier’s first gain stage and the Bias generator. These cells were primarily placed on the wafer for diagnostic purposes. Both boost amplifiers were tested at 195°C.

![Figure 6.1 Layout of test pad frame for Boost amplifiers.](image)

6.2.2 Boost Amplifier DC transfer Characteristics and Gain at 195°C:

The differential inputs for the OTA were provided from the HP 4155 and the outputs were monitored using the same. The common mode level of the inputs was biased at their nominal operating point consistent with their intended use in the sense amplifier. 1.1 to 1.3 V and -0.65 to -0.85 for the Pboost and Nboost respectively.

Test results are shown in Figure 6.3 and Figure 6.4. The measured gains were 300 and 35 for the Nboost and Pboost amps respectively. All amplifiers are measured in the
open loop configuration as shown in Figure 6.2. Both boost OTAs are functional at 195°C. Sense amplifier performance is weakly dependent on Pboost gain while being directly dependent on Nboost gain (5.2.2 Design of current gain stage).

![Diagram of Boost Amplifier's Test Procedure](image)

Figure 6.2 Boost amplifier’s test procedure.

### 6.2.3 NMOS Boost Amplifier:

The DC transfer characteristic and the corresponding gain of the NBoost amplifier measured at 195°C is as shown in Figure 6.3.

![Measured NBoost Amplifier DC Transfer Characteristics and Gain at 195 °C](image)

Figure 6.3 Measured NBoost Amplifier DC transfer characteristics and gain at 195 °C.
The output common mode voltage of this amplifier is approximately -0.3V (5.2.6 Common mode reference voltages). Since this amplifier is employed as a boost circuit providing gate bias voltages to transistors, the output does not have to swing more than 25mV. From discussion on kink effect in Chapter 3 &4, it is known that NMOS enters kink effect at around 1.5V across drain and source and PMOS at 2.2V. From the amplifier’s bias point, lower output swing and above discussion, it can be concluded that none of the transistors enter kink region, which explains the higher gain ($A_V > 250$) achieved as can be observed from Figure 6.3.

6.2.4 PMOS Boost Amplifier:

The DC transfer characteristic and the corresponding gain of the PBoost amplifier simulated and measured at 195°C is as shown in Figure 6.4.
MSVLSI models (developed in Chapter 4) were used in simulation to obtain the DC transfer characteristic and gain shown in Figure 6.4 (a). It can be observed that the simulation (Figure 6.4(a)) results $A_V=35$ agree well with the measured (Figure 6.4(b)) results $A_V=32$. The output common mode voltage of this amplifier is at $V_{B2} \sim 0.55$ V. As explained for the case of Nboost this amplifier also has very small output swings. At the amplifier’s bias point the voltage across drain and source of NMOS cascode transistors equals 1.7V forcing them into kink regime which reduces the output resistance thereby reducing the gain. This explains the factor of 10 difference in the gains of Nboost.
(A_v>250) and Pboost (A_v=32). It can be observed that inaccurate modeling of kink effect would have resulted in over estimation of gain in this kind of situation.

6.3 MRAM Read Operation:

A detailed flow chart and explanation of the read operation is presented in Appendix B. The timing chart for the read operation is as shown in Figure 6.5.

![Read operation timing chart](image)

Figure 6.5 Read operation timing chart.

Points to be noted in Figure 6.5:

1. R_0 represents the Auto-Zero interval
2. Actual sensing operation starts at R_{1_{delayed2}}
In the test circuit $CE_1$, $CE_2$, Address, $R/W$, CLK, $R_1, OE$, DATA signals are not provided since their absence would not affect the functionality of the sense amplifier. These logic signals are from MRAM control and have been tested and proved operational by Sameer Kadam. The control signals provided for the test circuit are the phase clocks; $R_0$, $R_0$ advanced, $R_1$ delayed1bard and $R_1$delayed2 and their relative timings are as captured in Figure 6.6. $R_{\text{advanced}}$ leads $R_0$ to eliminate charge injection from the switch during the Auto-zero phase [36]. $R_1$ and $R_0$ clocks are non-overlapping to ensure that sense and read currents do not overlap minimizing any possibility of accidental write if either current were to overshoot. An MRAM write occurs when the combined write and sense currents become sufficiently large.

![Figure 6.6 Control Inputs for the sense amplifier during read operation.](image)

Sense Amplifier test pad frame layout & block diagram are shown in Figure 6.7 consisting of the two stage amplifier and the inverting logic buffer. The latch shown in
Figure 6.7(b) is not a part of sense amplifier but is proposed to be used in the 8KX8 MRAM memory for latching of the sensed data.

![Image of Figure 6.7(a) and 6.7(b)]

(a) (b)

Figure 6. 7 (a) Layout of Sense Amplifier test pad frame (b) block diagram.

6.4 Test Results at 195° C:

For twelve die the sense delay for $\Delta R = +/-3\Omega$ was measured and recorded for statistical purposes. All dies were found to work successfully at 195° C. Figure 6.8 and Figure 6.9 demonstrate typical transient waveforms (simulated and measured) of $V_{out^+}$ and $V_{out^-}$ for an applied $\Delta R = +/-3\Omega$. Data is sensed during $R_{1\text{delayed}}$ and is to be latched at the falling edge of $R_1$(Figure 6.5). $V_{out^+}$ and $V_{out^-}$ are the outputs of the stage 1 amplifier. The “logic buffer” or pad driver is not a part of the sense amp and was only added for testing purposes to drive the test setup load. The test setup is as shown in Figure 6.8.
The testing was performed as follows. The resistors ($R_{\text{dummy}}$ & $R_{\text{mem}}$) of Figure 6.8 are off chip (or wafer) while the switches ($S_1$, $S_2$, $S_3$, $S_4$) amplifiers and pad driver are all on chip. The outputs of the amplifier ($V_{\text{out}+}$ and $V_{\text{out}^-}$) and the logic output of the pad driver are connected to the coaxial cables via probe card. The probe card presents a load capacitance of 15pF. The coaxial cables are 5 foot long and they present a load capacitance of 145 pF (29 pF/foot). Switching ON $S_4$ and switching OFF of $S_3$ on-ship transmission gate switches allows the measurement of differential outputs of Stage I (and at this time are electrically loaded by the probe card, Coaxial cables and the Oscilloscope). These control signals were provided from DG2020A pattern generator.
Turning ON $S_3$ and turning OFF $S_4$ allows data to be observed at output of the logic buffer (Pad driver). In this condition the outputs of stage I are not loaded by the test setup capacitances mentioned previously. Testing was carried out by “programming” the off chip resistors to $R_{\text{mem}}+/-3\,\Omega$ (emulating the process of writing a ‘1’ to one of the MRAM resistors and other to a ‘0’). The control signals for switching the resistors ($S_1$ & $S_2$) in and out were provided from the DG2020A pattern generator. Simulated waveforms of $V_{\text{out}+}$ and $V_{\text{out}-}$ for $\Delta R= +/-3\,\Omega$ at 195°C along with ‘Sense Cntrl’($R_{1\text{delayed2}}$) is shown in Figure 6.9 for comparison with measured results.

Figure 6.9 Simulated waveforms of $V_{\text{out}+}$ and $V_{\text{out}-}$ for $\Delta R= +/-3\,\Omega$ at 195°C.
Figure 6.10 Measured waveforms at 195°C of (a) $V_{out}^+$ and $V_{out}^-$ for $\Delta R = 3\,\Omega$ (b) $V_{out}^+$ and $V_{out}^-$ for $\Delta R = -3\,\Omega$.

Output signals $V_{out}^+$ and $V_{out}^-$ are measured ahead of the logical output as shown in Figure 6.10. Shown in Figure 6.10(a) are $V_{out}^+$ and $V_{out}^-$ signals while sensing a ‘1’ and Figure 6.10(b) while sensing a ‘0’. The outputs $V_{out}^+$ and $V_{out}^-$ during the auto-zero phase are also shown in Figure 6.10. During the auto-zero process, the input signal from the resistors is equal to zero. The voltage difference between the outputs during auto-zeroing can be explained to be a result of mismatch of the rail side PMOS and Ms transistors (Chapter 5 Auto zero offset cancellation). As mentioned in Chapter 5 the offset voltage is stored on the capacitors with the opposite polarity thus canceling out the offset.

Shown below in Figure 6.11 is the transient waveform measured at the output of pad driver with $\Delta R = +/-3\,\Omega$ (sensing a logic ‘1’) applied. Note that the sense amplifier is positive or true logic and when followed by the inverting buffer resulting in inverted logic for a positive $\Delta R$ as shown in Figure 6.11.
Figure 6.11 Logic Output when applied $\Delta R = +/-3\Omega$.

The distributions of measured delays for sensing $\Delta R = \pm 3\Omega$ and $\Delta R = \pm 5\Omega$ is as shown Figure 6.12.

Figure 6.12 Sense Amplifier Delay distribution for +/-3 $\Omega$ (a) and +/-5 $\Omega$ (b).

The average delay for $\Delta R = \pm 3\Omega$ is 49.33nS +/- 5.85nS (5.85 nS is the Sigma variation of delay). The results were recorded and binned in 3nS intervals. Delay predicted by
simulation was 40nS. Average delay for $\Delta R=+/-5\ \Omega$ is 44.33nS +/- 5.05nS. It can be observed that delay obtained from test results is 25 % higher than the predicted simulation results for $\Delta R= \pm 3\ \Omega$. These test results prove the functionality of the sense amplifier at 195 °C.

6.4.1 **Settling time details for the first gain stage of Sense amplifier:**

The total test setup capacitive loading (Figure 6.8) was measured using an HP 4192A impedance analyzer is as itemized below

- Probe card $\rightarrow$ 15 pF
- Coaxial cable $\rightarrow$ 145 pF
- Agilent Infinium Scope $\rightarrow$ 12pF

The settling time constant of the first stage was obtained by de-embedding the capacitive loading effect summarized below.

Time required to reach 90% is $2.3 \tau$

Capacitive loading of sense amplifier with external loading (Probe card, Coaxial cable & oscilloscope); $C_{ext}= 172$ pF

Capacitive loading of sense amplifier without external loading (internal); $C_{int}= 1.132$ pF

\[ \tau = RC \Rightarrow \tau_{ext} = R \ C_{ext} , \ \tau_{int} = R \ C_{int} \]  
\[ \frac{\tau_{int}}{\tau_{ext}} = \frac{C_{int}}{C_{ext}} \]  
\[ \text{also } \tau_{ext} = \frac{t_{90\%}}{2.3} \]
From Eq 6.2 and Eq 6.3, Time constant $\tau_{int} = \left( \frac{t_{90\%}}{172/1.132} \right) (2.3)$

(6.4)

Table 6.1 shows the measured values of $t_{90\%}$ for $C_{ext}$ of 172 pF and de-embedded settling time constants for $C_{int}$ of 1.132 pF for all the measured dies.

<table>
<thead>
<tr>
<th>Die Num</th>
<th>Time required to reach 90% (µS)</th>
<th>time constant $\tau_{int}$ (de-embedded)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>21</td>
<td>0.059746334</td>
</tr>
<tr>
<td>22</td>
<td>13</td>
<td>0.036985826</td>
</tr>
<tr>
<td>31</td>
<td>15</td>
<td>0.042675953</td>
</tr>
<tr>
<td>53</td>
<td>11</td>
<td>0.031295699</td>
</tr>
<tr>
<td>63</td>
<td>28</td>
<td>0.079661779</td>
</tr>
<tr>
<td>73</td>
<td>20</td>
<td>0.056901271</td>
</tr>
<tr>
<td>101</td>
<td>19</td>
<td>0.054056207</td>
</tr>
<tr>
<td>105</td>
<td>25</td>
<td>0.071126588</td>
</tr>
<tr>
<td>109</td>
<td>13</td>
<td>0.036985826</td>
</tr>
<tr>
<td>115</td>
<td>18</td>
<td>0.051211144</td>
</tr>
<tr>
<td>133</td>
<td>24</td>
<td>0.068281525</td>
</tr>
<tr>
<td>137</td>
<td>23</td>
<td>0.065436461</td>
</tr>
</tbody>
</table>

Average value of settling time constant is 54.5 nS. In a single settling time constant the output of the stage I (or any RC network) reaches to 63.2% of its final value. From the previous section, delay time for the output of pad driver to appear is 49.33 nS +/- 5.85 nS. From the above it can be concluded that one single time constant of the stage I provides enough voltage for the stage II to produce a valid logic level.

### 6.4.2 Auto-Zero Settling Time:
The resolution of the sense amplifier is determined by the offset inherent in the transistors. In our implementation offset-cancellation is employed to overcome this. The schematic along with the controls for the switches is as shown in Figure 6.13. R_0\text{ advanced} is used to reduce the effects of charge injection from the AZ switches [36].

![Figure 6.13 Auto-Zeroing controls and block diagram.](image)

The capacitive loading (See Figure 6.8) for the Auto-Zero mode is the same as in the previous case of sensing settling time or the native sense amplifier time constant. Table 6.2 shows the Auto-Zero settling time with the external capacitive loading and the de-embedded settling time with capacitance C_{int} calculated using Eq 6.7. The settling measured was for 1% accuracy (equal to 5 \( \tau \)).

\[
\begin{align*}
    t_{99\% \text{ ext}} &= 5\tau_{\text{ ext}} = 5R C_{\text{ ext}} \\
    t_{99\% \text{ int}} &= 5\tau_{\text{ int}} = 5R C_{\text{ int}}
\end{align*}
\]  

(6.5)  

(6.6)
De-embedded settling time, \( t_{99\%_{\text{int}}} = t_{99\%_{\text{ext}}} \left( \frac{1}{C_{\text{ext}}/C_{\text{int}}} \right) \)  \hspace{1cm} (6.7)

Table 6.2 Auto-Zero Settling time.

<table>
<thead>
<tr>
<th>Die Num</th>
<th>( t_{99%_{\text{ext}}} ) (uS)</th>
<th>De-embedded settling time ( t_{99%_{\text{int}}} ) (uS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>22</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>31</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>53</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>63</td>
<td>12</td>
<td>0.078523753</td>
</tr>
<tr>
<td>73</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>101</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>105</td>
<td>12</td>
<td>0.078523753</td>
</tr>
<tr>
<td>109</td>
<td>12</td>
<td>0.078523753</td>
</tr>
<tr>
<td>115</td>
<td>10</td>
<td>0.065436461</td>
</tr>
<tr>
<td>133</td>
<td>12</td>
<td>0.078523753</td>
</tr>
<tr>
<td>137</td>
<td>12</td>
<td>0.078523753</td>
</tr>
</tbody>
</table>

The average Auto-Zero settling time is 70.88nS. Note that this is the settling time not the time constant. Assuming a 1\% or 5 \( \tau \) measurement accuracy the sense amplifier has a time constant of 14.2nS. Simulations predicted a 140nS settling time or a factor of 2X slower at 5 \( \tau \).

A close up view of the auto-zero intervals is shown for reference in Figure 6.14. The encircled area of Figure 6.14 shows the output after linear settling. During auto-zeroing, the voltage difference between \( V_{\text{out}^+} \) and \( V_{\text{out}^-} \) was 50mV which translates to 2.5mV of input referred offset. The output offset voltage when referred to the input is divided by the gain of \( Ms \) transistors (Figure 6.13). The calculated value of offset using the pellgrom
numbers extracted in Chapter 2 is 0.81mV. This shows that the matching of transistors in the sense amplifier is 3 times worse than predicted for a single sample.

Figure 6. 14 Zoomed view of Auto Zeroing.

6.5 Summary:

Sense amplifier settling time delay for ΔR= ±3Ω is 49.33nS +/- 5.85nS with an auto zero time of is 70.88nS for a 1% settling error or 5τ. The sense amplifier successfully measured a logic levels for ΔR= ±3Ω for all 12 amplifiers tested with a 49.33nS +/- 5.85nS read access time. The design objective for the sense amplifier was to correctly sense a ΔR= ±3Ω with settling time delay of 40nS and an auto zero period of 140nS. The allocated sense period during MRAM design was 200nS with 400% safety margin. The test results demonstrate that the sense amplifier is approximately 2X faster than required when considering a 6 sigma variation in the delay time (85nS). Comparison of measurement and simulation results on the boost amplifier was performed showing
excellent agreement with error less than 10%. The input referred offset obtained from a single measurement (2.5mV) was a factor of 3 worse than hand calculations (0.81mV).

6.6 Conclusions:

In this work characterization of Silicon On Sapphire process for high temperature was performed. The key points are summarized below

- Pellgrom matching coefficients for Peregrine SOS process were obtained from extensive measurements.
- High voltage transistors were designed, fabricated and tested with results confirming success.
- Analog and Digital models for high temperature simulation (120 °C to 195 °C) were extracted and were validated using test results.
- A sense amplifier for 8KX8 MRAM was designed and tested with results confirming the design process a success. A success not only in the design and fabrication of the sense amplifier but in validating the performance of the extracted models and Pellgrom numbers.

6.7 Future Work:

The following are the areas where future work needs to be done:

- Exchange ideas with Peregrine Semiconductor to formulate a methodology for changing doping densities in HV SOS MOSFET to obtain a “kink-free” (until \(2 \times VDDA - 2AV\)) and optimized “\(Vdssat\)”.
• Generation of mismatch models to be used in Simulation tools (Monte-Carlo statistical simulations) for yield testing.

• Design test structures for Capacitance extractions to obtain the AC parameters of the BSIM3SOI model over temperature.

• Design test structures for Noise extraction to obtain the noise parameters of the BSIM3SOI model.

• Design of high resolution analog circuits requires knowledge of matching coefficients for capacitance and resistance. So test structures need to be designed and capacitance & resistance matching coefficients need to be extracted.

• Research on frequency dependence of kink effect need to be carried for a better understanding of the kink effect.
References


[27] Low-Voltage SOI CMOS VLSI Devices and Circuits, James B. Kuo, Shih-Chia Lin.


[31] Magneto resistive random access memory (MRAM) by James Daughton


Appendix A:

A.1 Verilog-A code for MRAM Cell

Verilog-A code for MRAM cell

```verilog
`include "constants.h"
`include "discipline.h"
module spinres(inp,inn,outp,outn);
inout inp,inn,outp,outn;
electrical inp,inn,outp,outn;
real res ;
real res_1 ;
real res_0 ;
parameter real cellres = 80 from (1:inf);
parameter real GMR_change = 3 from (1:inf);
analog begin
  res_1 = cellres + ((GMR_change/100) * (cellres));
  res_0 = cellres - ((GMR_change/100) * (cellres));
  @(cross (I(outp,outn)-3.6m,+1)) begin
    if ((I(inp,inn) >= 27m) && (I(inp,inn) <= 33m))
      res = res_1;
    else res = res;
    end
  @(cross (I(outp,outn)-3.6m,+1)) begin
    if ((I(inp,inn) <= -27m) && (I(inp,inn) >= -33m))
      res = res_0;
    else res = res;
    @(cross (I(outp,outn)-3.6m,+1)) begin
      if ((I(inp,inn) < -13.5m) && (I(inp,inn) > -16.5m))
        V(outp,outn) <+ res*I(outp,outn);
      else V(outp,outn) <+ cellres * I(outp,outn);
      end
    end
  end
endmodule
```
A.2 Architectural Block Diagram of 8KX8 MRAM:

Note 1: Two versions unidirectional and bidirectional - unidirectional Switch banks are all NMOS.
Appendix B:

B.1 Flow Chart for the read operation:

1. Initial Address Register content is 0 (reset when chip was not enabled). A0–A12 arrive and become stable.
2. Iword & Isense applied with CE (Chip Enable)
3. Sense Pre-Amplifier Auto-Zeroed during R0
4. A setup time of 30 ns followed by a holding time of 30ns latches A0–A12 into Address Register on the rising edge of CLK
5. Latched Address decoding delay less than 15-25ns. R1_delayed applies column to sense Amplifier chain.
6. Dummy Load R on Sense-Amplifier removed by R1_delayed. Results in full $\Delta R = 6\Omega$ being applied to the Amplifier Chain.
7. Amplifier Chain settles in 50ns
8. Data D0–D7 latched on the falling edge of R1.
9. Isense diverted to Dummy R with R1_delayed going low.
B.2 READ CYCLE:

1) A transition of \( R/W \) signal to logic high enables a read cycle and terminates a write cycle. This forces data lines \( D_0-D_7 \) into the high Z state.

2) \( I_{\text{word}} \) & \( I_{\text{sense}} \) are applied with Chip Enable \( CE \). \( I_{\text{word}} \) is applied to the existing address or to the default address (Address register contents are reset prior to the application of \( CE \)) & \( I_{\text{sense}} \) is applied to the dummy load R.

3) The Pre-Amplifier in the Sense Amp is Auto-zeroed during the \( R0 \) cycle.

4) Address (\( A_0-A_{12} \)) is latched on the positive edge of \( CLK \) into the Address Register and should be valid for 30 ns prior to the rising edge to ensure a valid latch of the address and should remain unchanged for 30 ns following the rising edge of \( CLK \).

5) The latched Address is decoded.

6) \( I_{\text{sense}} \) is let to flow through both dummy R and the Spot resistance with the application of \( R1_{\text{delayed1}} \). Dummy R is disconnected with \( R1_{\text{delayed2}} \) resulting in application of full \( \Delta R = 6 \Omega \) at the Sense Amplifier.

7) The Sense Amplifier settles in 50nS. The Data is latched at the falling edge of \( R1 \).

8) The latched data appears on the external data lines \( D_0-D_7 \) after 30 ns (need to be checked) when \( OE \) is activated externally.

9) \( OE \) pulse can be applied at any desired time during a read cycle. But it gets functionally disabled internally with the beginning of a write cycle (i.e. whenever \( R/W \) goes low )or if the chip is disabled (by making any of the two chip enables inactive).

10) Data lines go to high Z state within 10 ns after \( OE \) is disabled.
VITA

Narendra Babu Kayathi

Candidate for the Degree of

Master of Science

Thesis: EXTENDED MODELS OF SILICON ON SAPPHIRE TRANSISTORS FOR ANALOG AND DIGITAL DESIGN AT ELEVATED TEMPERATURES (200°C)

Major Field: Electrical Engineering

Biographical:

Personal Data: Born in Hyderabad, 1978, son of Dr. K.V.R. Chari and Syamala Devi

Education: Received a Bachelors degree from Sri Venkateswara University, Tirupati, INDIA in 1999 in the field of Electrical and Electronics Engineering. Completed the requirements for the Master of Science degree with a major in Electrical Engineering at Oklahoma State University in Dec 2005.

Experience: Employed at Oklahoma State University, Department of Electrical Engineering as a Graduate Research Assistant from January 2001 to present.
Name: Narendra Babu Kayathi                      Date of Degree: December 2005

Institution: Oklahoma State University          Location: Stillwater, Oklahoma

Title of Study: Extended Models of Silicon On Sapphire transistors for Analog and Digital Design at elevated temperatures (200°C).

Pages in Study: 99                              Candidate for the Degree of Master of Science

Major Field: Electrical Engineering

This work focuses on extending the vendor supplied SOS MOSFET models to suit high temperature (200°C) CMOS circuit design or more specifically accurate simulation. The SPICE parameters required have been extracted through measurement of High Vt and Low Vt NMOS and PMOS transistors on five spatially separated die (6 transistors of each type on each die) on a wafer with a wide range combinations of lengths and widths over the temperature range of interest (120°C to 200°C). Both analog and digital models were extracted and validated. The extracted models were verified by comparing measured and simulated ID-VDS characteristics of minimum geometry transistors at all temperatures. Measured results of an OTA and its bias Circuit’s high temperature operation were compared with simulations using the extended model verifying the model’s adequacy for analog design. Transistor mismatch (critical to analog design) was characterized as a function of device width and length for NMOS and PMOS. To support high voltage applications e.g. EEPROM read/write, a (Lightly Doped Drain) High voltage LDD SOS MOSFET was developed and its LDD length-specific model was extracted and verified. The temperature dependency of critical analog design parameters like output resistance, mobility, threshold voltage was characterized in detail.

In section-II circuit techniques suitable for high temperature operation were developed and verified with a sense amplifier (25°C to 200°C) for an 8KX8 Magneto-resistive Random Access Memory. The amplifier’s first stage is a trans-resistance amplifier auto-zeroing topology followed by a self-biased differential-to-single ended amplifier second stage. In order to maintain a constant gain, a temperature independent “Veff” bias generator circuit was developed.

ADVISOR’S APPROVAL: ___________________Dr. Chris Hutchens__________________